synth_tools

Back

Schematics/Fireball.kicad_sch create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Alpha_RD901F-40-00D_Single_Vertical_CircularHoles.kicad_mod create mode 100644 3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/UNSEEN SERVANT.png' Upload files to '3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/MIRROR IMAGE.png differ Binary files /dev/null and b/caixa_sr2.png differ Latest commits for file Schematics/SynthMages.pretty/Perfboard_3x12.kicad_mod PSU/Synth Mages Power Word Stun Panel.kicad_prl | 2 | 1nF | Film capacitor | | | R6, R8 | 2 Smaller cap (476nF?) for C1 - Ceramic 104s for C10, C14, might be fine, might introduce intermittents - Don't put R8 so close to R26 - D36/R47 too close Testing before powering up: Clock In - ~27K to U3-8? No, transistors maybe activate? Outs: Clock Out - 1K to U2-14 Case Out - 1K to TP5 Latest commits for file Fireball/Fireball.kicad_pro Latest commits for file Schematics/Dual_VCA_with_cv2_OTA.diy Start of LM13700 version to see why Start of LM13700 version to see why Start of LM13700 version to see why Use THT electrolytics, finish SMT layout, try on quentin font for size Compare 2 commits » 33729ec97f More repo cleanup, adopt github .gitignore file ad96459571a569a983e452184e49702fe8779c4e Merge pull request 'new_footprints' (#5) from new_footprints into main ... Schematics/Fireball_VCO.pdf Normal file View File 3D Printing/Cases/Eurorack Modular Case/EuroRack_Case_End_Male.png Executable file View File From 7e24b3de83ed5d44b4cd8ae11f345f795b25c6b7 Mon Sep 17 00:00:00 2001 Subject: [PATCH 06/13] add pic 325d28022a Update current state of project. Update current state of project. Update current state of project. Could make the clock Add CV (and knob) controlled glide to schematic main From 5209c5fd76f5cb84bb09be3d7c836a3c6a5d5355 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Delete '3D Printing/Panels/HOLD PORTAL.png' bfe3829b0b Wondermark fix; added Oatmeal initial 2015-04-27 01:31:45 -07:00 From f5e6b8a4df714a1a2bca4fe779760c14f25ac698 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Initial kicad, images, gitignore for kicad backups *-backups More repo cleanup, adopt github .gitignore file ad96459571a569a983e452184e49702fe8779c4e Merge pull request synth_mages/MK_VCO#7 Updates from real TL0x4s 5cacbfea2e Add polygon calculation for wing plates bab77fac9d Add befaco image for inspo Images/befaco_vcadsr.png | Bin QuentinEF.ttf => Panels/QuentinEF.ttf | Bin 0 -> 328607 bytes Images/PXL_20210831_001017829.jpg | Bin 0 -> 11675 bytes .../FIREBALL VCO.png | Bin 0 -> 16561 bytes create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Alpha_RD902F-40-00D_Dual_Vertical_CircularHoles_centered.kicad_mod create mode 100644 Schematics/SynthMages.pretty/Micro SPDT (3 pin).kicad_mod footprint "Micro SPDT (3 pin).kicad_mod Normal file Unescape Hardware/PCB/precadsr/Kosmo_panel.pretty/Kosmo_Panel_Dual_Mounting_Holes_NPTH.kicad_mod Normal file View File Synth_Manuals/ElektorFormantMusicSynthesiser.pdf Executable file View File Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel.drl Normal file Unescape BeginCmp TimeStamp = /551D94EF; Reference = P3; ValeurCmp = Digital; IdModule = Socket_Arduino_Nano:1pin_Nano; EndCmp BeginCmp TimeStamp = /551D9380; Reference = P4; ValeurCmp = CONN_1; IdModule = Socket_Arduino_Nano:1pin_Nano; EndCmp BeginCmp TimeStamp = /551D9414; Reference = P3; ValeurCmp = CONN_1.

New Pull Request

Labels Milestones