3
1
Back

Pin 5-8 connected to trigger, gate jack is normalized\nto +12 V, 10 mA -12 V ## Photos [to be added] ## Documentation: ### Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: front, back How to use Git repository ### Git repository https://gitlab.com/rsholmes/precadsr PSU/Synth.

New Pull Request