3
1
Back

Href="https://gitea.circuitlocution.com/synth_mages/MK_VCO/commit/b11a8d31874f2e074879a668b4f6eb5f32915bd6">b11a8d31874f2e074879a668b4f6eb5f32915bd6 Change transistor footprint to inline_wide, fix DRC ground plane Binary files /dev/null and b/Panels/FireballSpellVertSmall.png differ Binary files /dev/null and b/Panels/futura medium bt.ttf Latest commits for branch bugfix/v1.1 Add position for resistor between coarse and +12V, value unknown 5a4e89eea63bf71c8fd68e1168f096dfb3459aa4 More cleanup d12ec1f19bbae8f01395e4c76a152d3d4ce7a3d4 Align panel to integer pseudo-origin, remove testing text, decrease title label font size to 9mm and align it precisely for repeatability synth_mages:v1.0 Cumulative fixes from v1.0 (the one that went to.

New Pull Request