3
1
Back

Href="https://gitea.circuitlocution.com/ /arrasta/commit/531ebcae92ad8ad00635060e3583259ee13cc12b" rel="nofollow">531ebcae92ad8ad00635060e3583259ee13cc12b Add html test version Add radio shaek with cv2 version Add html test version b22080a808 More experimentation with panel alignment before printing Add notes about UX component wiring \* The Dailywell 3PDT and SPDT toggle switches eea453f1eeea3c7619b9825ab723148f1dab934e Port in fixes from v1.1 74231bd333b049ab7b99365de62d937af76b0e42 Finish PCBs Checkpoint after fixes but before shrinking boards 007cc05932dfa23f85127799f5505afc7b25772e Stuff all teh scad files in Stuff all teh scad files in Stuff all teh scad files in 2a5bb74bbd0830b4c30d8004e4cdd9ae79e21770 Update Schematics/schematic_bugs_v1.md dcaec240831d28b722a7d7988287c76a1461e439 more fixes PSU/Synth Mages Power Word Stun Panel.kicad_pcb From 34a82a463f9ee9652209e4943e9d529a525083b2 Mon Sep 17 00:00:00 2001 Subject: [PATCH] initial notes for v1 build pushed tag v1.0 to synth_mages/MK_VCO Latest commits for branch pcb_finalization re-re-remove the mysterious extra trace Binary files a/3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/PRISMATIC SPHERE.png' 4049c4aafe61a54c756e746df9f3a582c255b776 Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/BLADE BARRIER.png' abc39a50d6580d276015bcd974580f199a987534 Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/FIREBALL VCO.png Normal file Unescape Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-EdgeCuts.gm1 Normal file Unescape Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains.

New Pull Request