Labels Milestones
BackBOM files *.xml *.csv # KiCad backups folders *-backups # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes count 16 Latest commits for file caixa_sr2.png Fix sr2 blue Samurai formatting caixa bits caixa_sr1.png | Bin 0 -> 170624 bytes README.md | 29 .../ao_tht.pretty/LED_D5.0mm.kicad_mod | 34 ...0D_Single_Vertical_CircularHoles.kicad_mod | 46 Hardware/PCB/precadsr/sym-lib-table | 1 | Conn_01x10 | Pin socket, 2.54 mm, 1x10 Pin header.
- 9.725134e+01 1.086671e+01 vertex -1.052246e+02 9.665134e+01.
- D3PAK TO-268 D3PAK-3 TO-268-3 SMD package TO-269AA (e.g.
- -4.052033e+000 -1.693851e+000 2.484855e+001 facet normal.
- Normal 6.908940e-001 -7.229561e-001 0.000000e+000 vertex 6.277050e+000.