3
1
Back

Traces "silk_text_size_h": 1.0, "silk_text_size_v": 1.0, PCB initial layout, no traces }, More tweaks after pro review Apply jlcpcb's design rules, small fixes for those couple more GND-stitch vias Undo converting GND to GND_JMP and fix everything that.

New Pull Request