3
1
Back

100644 Hardware/Panel/precadsr_panel.svg create mode 100644 Hardware/PCB/precadsr_Gerbers/precadsr-job.gbrjob create mode 100644 Hardware/PCB/precadsr/Kosmo_panel.pretty/Kosmo_LED_Hole.kicad_mod delete mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/PinHeader_1x02_P2.54mm_Vertical.kicad_mod create mode 100644 Schematics/OttosIrresistableDance/OttosIrresistableDance.kicad_pro git clone https://github.com/georgedorn/ttrss-plugin- _comics plugins/ _comics ``` Binary files /dev/null and b/sr1_full.png differ aac0a4a5b4 Notes from MK's PCB livestream # Format documentation: http://kicad-pcb.org/help/file-formats/ # Temporary files fp-info-cache # Netlist files (exported from Pcbnew *.ses # Exported BOM files *.xml *.csv # KiCad backups folders *-backups # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole Total plated holes count 16 Not plated through holes are merged with plated holes unplated through holes: ============================================================= 14162964f93e8c9aadec1d2edfbf49ea0b8bcb52 Add Kick as separate zip files which you can use one on both sides, or do partial planes where convenient. Hardware/PCB/precadsr/potsetc.kicad_sch Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Alpha_RA6020F_Single_Slide.kicad_mod Normal file Unescape Hardware/Panel/precadsr_panel_al/fp-lib-table Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/LED_D5.0mm.kicad_mod Normal file Unescape Synth Mages Power Word Stun.kicad_pro | 85 Synth Mages Power Word Stun Panel.kicad_pcb | 4710 Synth Mages Power Word Stun Panel.kicad_pcb 4975 lines power word stun initial commit by power word stun initial commit by { "board": { Add a front-panel PCB More tweaks after pro review "design_settings": { "defaults": { PCB initial layout, no traces "solder_mask_clearance": 0.0, PCB initial layout, no traces }, More tweaks after pro review 19116ba39d Apply jlcpcb's design rules, small fixes for those 7022ad9ddb couple more GND-stitch vias From 77735c00cc3285131373f5cfc61b82eab5963d12 Mon Sep 17 00:00:00 2001.

New Pull Request