3
1
Back

48 pin, exposed pad, thermal vias, http://www.ti.com/lit/ds/symlink/drv8870.pdf 20-Pin Thermally Enhanced Thin Shrink Small Outline (SSO/Stretched SO), see https://www.vishay.com/docs/84299/vor1142b4.pdf SSO Stretched SO SOIC Pitch 2.54 SSO Stretched SO SOIC 2.54 8-Lead Plastic Dual Flat No-Lead Package, 3x3mm Body (see Atmel Appnote 8826 10-Lead Plastic WSON, 4x3mm Body, 0.5mm Pitch, https://www.ti.com/lit/ds/symlink/dac80508.pdf Analog LFCSP, 16 pin, 4x4mm, 2.1mm sq pad (http://www.analog.com/media/en/technical-documentation/data-sheets/ADG633.pdf LFCSP, 16 Pin (http://www.cypress.com/file/46236/download), generated with kicad-footprint-generator Mounting Hardware, inside through hole 2.25mm, height 3.5, Wuerth electronics 9774015951 (https://katalog.we-online.de/em/datasheet/9774015951.pdf), generated with kicad-footprint-generator ipc_noLead_generator.py LGA, 14 Pin (JEDEC MO-153 Var FC https://www.jedec.org/document_search?search_api_views_fulltext=MO-153), generated with kicad-footprint-generator PCB Mount Receptacle, Vertical, Board-to-Board, 38 Position, 24.003mm / .64mm [.945in] Centerline, Header Only, Palladium Nickel (https://www.te.com/commerce/DocumentDelivery/DDEController?Action=showdoc&DocId=Customer+Drawing%7F5767171%7FB2%7Fpdf%7FEnglish%7FENG_CD_5767171_B2.pdf%7F5767171-1#page=2 Molex Mini-Universal MATE-N-LOK, old mpn/engineering number: 5566-06A, example for new mpn.

New Pull Request