synth_tools

Back

Tstamp a19ef654-a631-44b9-8b6b-999333495c1b) Final revision; added custom DRC as project file Fireball/Fireball.kicad_dru | 102 Fireball/Fireball_panel.kicad_prl | 77 Fireball/Fireball_panel.kicad_pro | 6 Latest commits for file Schematics/SynthMages.pretty/C_Rect_L22.0mm_W6.1mm_P20mm_MKT_BIG_RED_CAP.kicad_mod (grid_origin -1.27 106.172 (grid_origin 121.92 119.38 "Notes": "Layer F.Mask" "Notes": "Layer B.Paste" "Notes": "Layer F.SilkS" "Notes": "Layer B.Cu" "Notes": "Layer F.Cu" "Notes": "Layers L1/L2" "Notes": "Layer B.SilkS" ; DRILL file {KiCad 5.1.10-88a1d61d58~90~ubuntu20.04.1} date Sat Aug 7 13:40:31 2021 ; DRILL file {KiCad 7.0.11-7.0.11~ubuntu22.04.1} date Tue Mar 5 20:19:51 2024 Copper Layer Stackup: T5 15.200mm 0.5984" (1 hole T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) Total plated holes count 16 Not plated through holes are merged with plated holes count 16 ============================================================= Total unplated holes count 16 ============================================================= Total unplated holes count 0 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-CmtUser.gbr Normal file View File 3D Printing/Cases/Eurorack Modular Case/EuroRack_Case_24.png Executable file View File 3D Printing/Panels/image.png | Bin 0 -> 328607 bytes Images/PXL_20210831_001017829.jpg | Bin 0 -> 30552 bytes From b2f0340111348a8deafde0ffe244939fe4eeb6b7 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add comments and graphics symbols to schematics Merge pull request 'pcb_finalization' (#1) from pcb_finalization into main Reviewed-on: https://gitea.circuitlocution.com/synth_mages/MK_VCO/pulls/1 Merge pull request synth_mages/MK_VCO#5 613d1b6f7e Merge pull request synth_mages/MK_VCO#2 21e2abea62 Merge pull request 'More schematics' (#3) from schematic by Eeschema 5.1.10-88a1d61d58~88~ubuntu20.04.1 **Component Count:** 75 **Component Count:** 74 **Component.

New Pull Request

Labels Milestones