3
1
Back

# LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: T5 15.200mm 0.5984" (1 hole T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes) T5 15.200mm 0.5984" (1 hole) T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) Total plated holes count 16 ============================================================= Total unplated holes count 0 Minor layout tweaks Finish schematic, add PDF Finish schematic, add PDF Finish schematic, add PDF Features already done: Internal clock with manual control. - Clock In - diode to U2-3 Glide In - U1-13 (can get at from top when assembled - Stop Switch - 10 - center_adjust; center_col = width_mm/2; vertical_space = height - v_margin*2 - title_font_size.

New Pull Request