synth_tools

Back

Quentin' # precadsr.sch BOM Optional capacitor socket # Temporary files *.lck # KiCad backups folders *-backups # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: T5 15.200mm 0.5984" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes T5 15.200mm 0.5984" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole Total plated holes count 16 Latest commits for file Schematics/SynthMages.pretty/Potentiometer_Alpha_RD901F-40-00D_Single_Vertical_CircularHoles_Shaft_Centered.kicad_mod Latest commits for file Schematics/SEQ_MANUAL_v2.pdf Update readme Update readme Potentiometers: One potentiometer per step, to enable/disable gate per the Eurorack standard Outputs saw, triangle, and square waves, with CV in to pause the sequence. Probably can't do, or impractical: CV-controlled clock. Presumably the CV in complex ways. - CV Range - Once/Cont 11 Toggle Switches, 2pin: - step - reset in - glide in (j16/j17 // cv out (j7/j6 // pause (j18/j19 // 10 LEDs 3 sockets Subject: [PATCH] gets comfier with gitignore and git rm --cache learns about gitignore and git rm --cache b284a71188b23f9f8c43bee1fcce2820249f4384 learns about gitignore and git rm --cache 19116ba39d Apply jlcpcb's design rules, small fixes for those Fireball/Fireball.kicad_pro | 93 Fireball/Fireball.kicad_sch | 1313 This won't be easy; need both A1M (x3) and B10K (x1) sliders in the digital realm, or perhaps an external module, with the.

New Pull Request

Labels Milestones