3
1
Back

AR Path="/607ED812/60B160FF" Ref="J7" Part="1" AR Path="/607ED812/609384DB" Ref="#FLG0102" Part="1" AR Path="/60800A40" Ref="R?" Part="1" AR Path="/607ED812/607F01E7" Ref="R109" Part="1" AR Path="/607ED812/60C3833D" Ref="R21" Part="1" AR Path="/60B16110" Ref="J?" Part="1" AR Path="/607ED812/60970E37" Ref="S3" Part="1" AR Path="/607ED812/60C38349" Ref="R10" Part="1" AR Path="/607ED812/60B160FF" Ref="J7" Part="1" AR Path="/607ED812/60A9C081" Ref="R13" Part="1" AR Path="/607ED812/6091D1B4" Ref="S3" Part="1" AR Path="/607ED812/60A9C096" Ref="R24" Part="1" AR Path="/607ED812/609384DB" Ref="#FLG0102" Part="1" AR Path="/60802B98" Ref="R?" Part="1" AR Path="/607ED812/607F01E7" Ref="R25" Part="1" AR Path="/607ED812/60C38349" Ref="R23" Part="1" AR Path="/60B160FF" Ref="J?" Part="1" AR Path="/60B16110" Ref="J?" Part="1" AR Path="/607ED812/60A9C088" Ref="R30" Part="1" AR Path="/60C3833D" Ref="R?" Part="1" AR Path="/607ED812/60A9C088" Ref="R30" Part="1" AR Path="/60802B98" Ref="R?" Part="1" AR Path="/607ED812/60A9C088" Ref="R14" Part="1" AR Path="/60B160FF" Ref="J?" Part="1" AR Path="/607ED812/60A9C088" Ref="R14" Part="1" AR Path="/607ED812/60C3833D" Ref="R21" Part="1" AR Path="/607ED812/609384DB" Ref="#FLG03" Part="1" AR Path="/607ED812/60B160FF" Ref="J7" Part="1" AR Path="/607ED812/60C3833D" Ref="R8" Part="1" AR Path="/607ED812/60C3833D" Ref="R21" Part="1" AR Path="/607ED812/60C38349" Ref="R23" Part="1" AR Path="/607ED812/60802B98" Ref="R111" Part="1" AR Path="/607ED812/607F01E7" Ref="R25" Part="1" AR Path="/607ED812/60A9C081" Ref="R13" Part="1" AR Path="/607ED812/60802BB2" Ref="R31" Part="1" AR Path="/607ED812/60802BB2" Ref="R114" Part="1" AR Path="/607ED812/60C38349" Ref="R23" Part="1" AR Path="/60802BB2" Ref="R?" Part="1" AR Path="/607ED812/60A9C0A9" Ref="R11" Part="1" AR Path="/607ED812/60A9C096" Ref="R24" Part="1" AR Path="/607ED812/60802BB2" Ref="R31" Part="1" AR Path="/607ED812/60A9C088" Ref="R30" Part="1" AR Path="/607ED812/60C38349" Ref="R10" Part="1" AR Path="/60802BB2" Ref="R?" Part="1" AR Path="/60C38349" Ref="R?" Part="1" AR Path="/607ED812/60A9C0A9" Ref="R11" Part="1" AR Path="/60970E37" Ref="S?" Part="1" AR Path="/60970E37" Ref="S?" Part="1" AR Path="/607ED812/60802BB2" Ref="R31" Part="1" AR Path="/607ED812/6091D1B4" Ref="S3" Part="1" AR Path="/607ED812/60970E37" Ref="S1" Part="1" AR Path="/609384DB" Ref="#FLG?" Part="1" AR Path="/607ED812/60C3833D" Ref="R21" Part="1" AR Path="/607ED812/60A9C096" Ref="R24" Part="1" AR Path="/607ED812/60802B98" Ref="R29" Part="1" AR Path="/607ED812/60802B98" Ref="R111" Part="1" AR Path="/607ED812/60800A40" Ref="R113" Part="1" AR Path="/60C38343" Ref="R?" Part="1" AR Path="/60B16110" Ref="J?" Part="1" AR Path="/60800A40" Ref="R?" Part="1" AR Path="/60B160FF" Ref="J?" Part="1" AR Path="/607ED812/60B16110" Ref="J8" Part="1" AR Path="/607ED812/60C38343" Ref="R22" Part="1" From 3d279dd88cba890e1ff05b6fd01cb5480b1f325e Mon Sep 17 00:00:00 2001 Subject: [PATCH] PCB initial layout, no traces "copper_text_size_h": 1.5, "copper_text_size_v": 1.5, "copper_text_thickness": 0.3, PCB initial layout, no traces }, Add ground fills, fix some clearance issues, add PCB slot, more options for potentiometer spoke placement' (#1) from pcb_finalization into main 96f746fa2d Final tweaks, version submitted to JLCPCB on 20240124 3d279dd88c Finish schematic, add PDF' (#2) from schematic by Eeschema 5.1.10-88a1d61d58~90~ubuntu20.04.1 Component Count: 76 Refs C2, C5, C6, C8 | 4 Synth Mages Power Word Stun.kicad_pro | 6 Kosmo_panel | 1 Hardware/Panel/precadsr-panel/fp-lib-table | 4 .../PCB/precadsr_Gerbers/precadsr-job.gbrjob | 2 | 10uF | Electrolytic capacitor | | | | | | R1, R2, R23, R24 R3, R21, R27, R28 R4, R6, R7, R30, R31 Switch, dual pole double throw, separate symbols aa68d7a21d Am totally not using git correctly Am totally.

New Pull Request