synth_tools

Back

1) #Kicad 7 # 2-layer, 1oz copper condition "A.Type == 'pad' && A.Fabrication_Property == 'Castellated pad'" condition "A.Net != B.Net" (condition "A.Type == 'via' && B.Type == 'track'" ; DRILL file {KiCad 5.1.10-88a1d61d58~90~ubuntu20.04.1} date Thu Aug 12 11:11:04 2021 ; DRILL file {KiCad 5.1.10-88a1d61d58~90~ubuntu20.04.1} date Thu Aug 12 15:59:21 2021 ac58a9eaed checkpoint after roughing out middle PCB Move LED resistors Checkpoint after converting most things to SMD 55ee65a5e94ad245f04db09ef472959294e7cca0 Still trying to implement chaining 1aa48a179a Add splits and labels to get 1:1 between schematic and PCB, no warnings More work finding space for everything, lining things up more Make slider and LED footprints match current OpenSCAD model .gitignore | 16 Docs/precadsr_bom.md | 4 b96c823428 Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/POLYMORPH.png' From 2b41ee3efa5988bba2d399ab56feb4b34b14c839 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Move LED resistors Checkpoint after tweaking footprints some more, starting over Fireball/Fireball.kicad_sch | 76 main MK_VCO/Fireball/Fireball.kicad_dru 103 lines Latest commits for branch bugfix/10hp Am totally not using git correctly Futura BT font files From f707877a83c92d22bdfed3b6bc7a14bba9e25bab Mon Sep 17 00:00:00 2001 Subject: [PATCH] glide fix Notes from MK's PCB livestream # Format documentation: http://kicad-pcb.org/help/file-formats/ # Temporary files fp-info-cache # Netlist files (exported from Eeschema # Autorouter files (exported from Eeschema *.csv *.lck ########################## # Additional ignored # KiCad backups folders temp_* # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes Total unplated holes count 16 Not plated through holes are merged with plated holes count 16 ============================================================= Total unplated holes count 0 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-CmtUser.gbr Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/Molex_KK-254_AE-6410-08A_1x08_P2.54mm_Vertical.kicad_mod Normal file View File Images/IMG_6771.JPG Normal file View File Panels/label_test.stl Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/DIP-16_W7.62mm_Socket_LongPads.kicad_mod Normal file View File Panels/Font files/futura medium bt.ttf differ Binary files /dev/null and b/Panels/FireballSpellVertVerySmall.png differ Binary files /dev/null and b/Futura Heavy BT.ttf Normal file Unescape // Width of module (HP width = 40; // widest element is rotary, at 30mm right_panel_width = 12.

New Pull Request

Labels Milestones