3
1
Back

Images/PXL_20210831_001017829.jpg Normal file View File Images/PXL_20210831_002553634.jpg Normal file Unescape Mon 19 Apr 2021 12:09:41 PM EDT Generated from schematic into main afea9d5a2c Final revision; added custom DRC as project file 33729ec97f6dd2ed68c4ca06088ce0b21651948d Align panel to integer pseudo-origin, remove testing text, decrease title label font so we don't lose it 734cf9b18c60a281be644f29cc7855602eaad99d Fix annoyance of 2x05 IDC header triangle being so far out 5e32fb4fc0 Change transistor footprint to inline_wide, fix DRC ground plane 56529bef3a0c7d0b31cfccd6b6ce971fb35b4e9c Updates from real TL0x4s 82024e96c9 updated C14 footprint, traces, groundplane Find and replace last few thin traces, fix teardrops and gnd fill Find and replace last.

New Pull Request