3
1
Back

Strip, HLE-140-02-xx-DV-PE-LC, 40 Pins per row (http://www.molex.com/pdm_docs/sd/530480210_sd.pdf), generated with kicad-footprint-generator ipc_gullwing_generator.py DSO DSO-8 SOIC SOIC-8 Infineon PG-DSO 12 pin, exposed pad, thermal vias, http://www.ti.com/lit/ds/symlink/drv8870.pdf 20-Pin Thermally Enhanced Thin Shrink Small Outline Package (MS) [MSOP], variant of 8-lead surface-mounted (SMD) DIP package, row spacing.

New Pull Request