synth_tools

Back

Vertex -7.28282 -0.821781 7.24568 facet normal -7.940683e-01 6.078285e-01 1.701719e-04 vertex -9.179670e+01 1.034305e+02 4.255000e+01 facet normal -9.901914e-001 1.397176e-001 0.000000e+000 vertex -5.594228e+000 -7.795944e-001 1.747200e+001 facet normal 0.877691 -0.469189 0.0975691 vertex 3.44415 8.31492 3 facet normal -0.250125 0.625096 0.739387 facet normal -0.449653 -0.547907 0.705415 vertex -7.91125 -5.64888 3.26879 facet normal -0.0243197 -0.30898 0.950758 facet normal 0.538537 0.459965 0.705981 vertex 6.1206 -1.7206 19.8418 facet normal -0.225392 0.184976 0.956547 vertex -4.48624 6.71414 5.88782 facet normal 4.064198e-001 7.112349e-001 5.735572e-001 vertex -2.507024e+000 -4.465322e+000 2.484855e+001 facet normal -0.876742 0.46863 0.108209 facet normal 0.309854 -0.74806 0.586853 vertex 2.39719 1.45513 19.9 vertex -6.29579 -1.61648 20 vertex -7.43821 2.945 20 vertex 6.04355 2.39281 20 vertex 2.76756 5.88138 20 vertex -5.25861 -3.8206 20 vertex -7.74866 1.98952 20 vertex -5.69599 -3.1314 20 vertex -4.14326 5.00834 20 vertex 5.69599 3.1314 19.9 facet normal 2.337051e-01 -2.008426e-03 -9.723055e-01 facet normal 5.305776e-01 -5.264215e-03 8.476200e-01 facet normal -0.734385 0.39254 0.553707 facet normal -0.865129 0.462436 0.19418 facet normal 0.116082 0.00133256 0.993239 facet normal -2.880153e-004 -5.040268e-004 -9.999998e-001 ## Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf) * [BOM](Docs/precadsr_bom.md) * [Build notes](Docs/build.md ``` git clone --recurse-submodules git@github.com:holmesrichards/precadsr.git ``` Schematics/Enlarge/Enlarge.kicad_pcb Normal file Unescape Schematics/Unseen Servant/Unseen Servant Front Panel v1.kicad_pcb Normal file Unescape Fireball/Fireball_panel.kicad_dru Normal file Unescape BeginCmp TimeStamp = /551D94EF; Reference = P6; ValeurCmp = CONN_1; IdModule = Socket_Arduino_Nano:1pin_Nano; EndCmp BeginCmp TimeStamp = /551D9466; Reference = P6; ValeurCmp = CONN_1; IdModule = Socket_Arduino_Nano:1pin_Nano; EndCmp BeginCmp TimeStamp = /551D9466; Reference = P4; ValeurCmp = CONN_1; IdModule = Socket_Arduino_Nano:1pin_Nano; EndCmp Hardware/PCB/precadsr/precadsr.kicad_pcb Normal file View File 3D Printing/Pot_Knobs/potentiometre_v3.stl Normal file Unescape Schematics/SynthMages.pretty/SOCKET_3_PIN_HEADER_NORMAL.kicad_mod Normal file Unescape Schematics/Unseen Servant/Unseen Servant.kicad_sch | 1279 Notes on needed revisions from revision 1: Corrected: Fix silkscreen misalignment for lower three knobs 4efd2875e8 Replaced accidentally dropped Fine tuning hole. Am totally not using git correctly More experimentation with panel title fonts 62cb30efbf Initial kicad, images, gitignore for kicad backups MK VCO and Luthers MK VCO and Luthers MK VCO and Luthers VCO_MANUAL_v2.pdf | Bin 0 -> 30552 bytes From b2f0340111348a8deafde0ffe244939fe4eeb6b7 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Finish schematic, add PDF' (#2) from schematic into main Merge pull request 'Finish schematic, add PDF Features already done: Internal clock with manual control. - Clock In Normal - 1k to U2-8 (AND NOT short.

New Pull Request

Labels Milestones