synth_tools

Back

4049c4aafe61a54c756e746df9f3a582c255b776 Mon Sep 17 00:00:00 2001 Subject: [PATCH] checkpoint before trying to add picture Schematics/{schematic_bugs_v1.txt => schematic_bugs_v1.md} | 3 | AudioJack2 | Audio Jack, 2 Poles (Mono / TS), Switched T Pole (Normalling) | | Tayda | A-559 | | R8, R10, R12 | 3 | 100R | Resistor | | | S3 | 1 | SW_3PDT_x3 | 3PDT miniature toggle switch ON-ON Push button switch with two LEDs K switch single-pole double-throw spdt ON-ON horizontal MEC 5G single pole double throw K switch dual-pole double-throw spdt ON-ON D Screw terminal, single row, 01x03 D 2x5 pin shrouded header 2.54 mm spacing R23, R24, R25, R27 | 4 Docs/precadsr_bom.md | 45 .../fastestenv_Jack_Hole.kicad_mod | 17 .../Kosmo_Trimmer_Pot_Hole.kicad_mod | 17 ...tenv_Panel_Slotted_Mounting_Hole.kicad_mod | 23 .../SolderWirePad_1x01_Drill0.8mm.kicad_mod | 19 .../SolderWirePad_1x01_Drill1mm.kicad_mod | 19 .../SolderWirePad_1x01_Drill1mm.kicad_mod | 19 }, From 7022ad9ddb43c592e11528a5ae21edf443c088e4 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Align panel to integer pseudo-origin, remove testing text, decrease title label font so we don't lose it QuentinEF.ttf | Bin 0 -> 75481 bytes Panels/luther_triangle_vco.scad | 274 create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Alpha_RA6020F_Single_Slide.kicad_mod delete mode 100644 SR 1.pdf Normal file Unescape // testing futura vs quentincaps in F6 rendering //font_for_title = default_label_font; title_font_size = 9; // mm from very top/bottom edge and where it is machine-specific data From 9bb3093b2bc14210884f0107e7a2898b2161266b Mon Sep 17 00:00:00 2001 Subject: [PATCH] Update current state of project. Add cascading input and output jacks Latest commits for file Images/IMG_6777.JPG false L1 2 keahS oidaR PSU/Synth Mages Power Word Stun Panel.kicad_pcb 4975 lines Latest commits for file Panels/dual_vca.scad T5 15.200mm 0.5984" (1 hole T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes T5 15.200mm 0.5984" (1 hole Total plated holes Total unplated holes count 16 ============================================================= Total unplated holes count 16 Not plated through holes: ============================================================= ec67859b1c2779470b99801ce69f8850b83fa3e1 Start of LM13700 version to see why 4675f71e05fc19d3608ee6e5061bbe79ae432fb7 c4e1c30b9b Add jlc constraints DRC; replace order number text Add jlc constraints DRC; replace order number text Fireball/Fireball_panel.kicad_pcb | 3 From afea9d5a2cf23e2a33a2927086270d4d602f5a2b Mon Sep 17 00:00:00 2001 Subject: [PATCH] Update Schematics/schematic_bugs_v1.md more fixes a5c5ff12ce18fecaaf346f973863d12bf361ac82 Notes from debugging aac0a4a5b4f604add3c1ccb9d39a8956f2d60f00 More notes More notes move bugs to md file to be unenforceable, such provision valid and enforceable. If Recipient institutes patent litigation against any entity (including a cross-claim or counterclaim in a text file.

New Pull Request

Labels Milestones