synth_tools

Back

Schematics/schematic_bugs_v1.md Clock POT is too small for a 1uF capacitor. 1uF may be brought only in 1000+ for these. Original README: Latest commits for file Synth Mages Power Word Stun.kicad_sch 2887 lines Latest commits for file Schematics/SynthMages.pretty/POT_2_PIN_Header.kicad_mod From 7d48e110137d43d1f6f9100282eff6558c28f26b Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add panels Add panels Add panels Panels/FireballSpell.png | Bin 138868 -> 139972 bytes Docs/precadsr_bom.md | 72 Hardware/PCB/precadsr/potsetc.sch | 602 Hardware/PCB/precadsr/precadsr.cmp | 45 Hardware/PCB/precadsr/precadsr.net | 147 .../CP_Radial_D6.3mm_P2.50mm.kicad_mod | 164 .../C_Disc_D3.0mm_W1.6mm_P2.50mm.kicad_mod | 33 ....5mm_P5.00mm_FKS2_FKP2_MKS2_MKP2.kicad_mod | 35 ..._Dual_Slotted_Mounting_Hole_NPTH.kicad_mod | 35 .../Kosmo_Panel_Mounting_Hole.kicad_mod | 17 ...osmo_Panel_Slotted_Mounting_Hole.kicad_mod | 23 .../Kosmo_Pot_Hole.kicad_mod | 17 .../Kosmo_Jack_Hole_NPTH.kicad_mod | 17 .../PCB/precadsr_Gerbers/precadsr-PTH.drl | 207 .../PCB/precadsr_Gerbers/precadsr-job.gbrjob | 128 .../PCB/precadsr_Gerbers/precadsr-NPTH.drl | 17 .../Kosmo_Jack_Hole_NPTH.kicad_mod | 17 .../PCB/precadsr_aux_Gerbers/precadsr-PTH.drl | 22 .../precadsr_aux_Gerbers/precadsr-job.gbrjob | 2 .../precadsr_panel_al-cache.lib | 123 create mode 100644 Fireball/Fireball_panel.kicad_pcb 2666d5803f Footprint selection, some PCB layout choices .../Unseen Servant/Unseen Servant.kicad_sch | 551 Schematics/Unseen Servant/fp-info-cache | 1 | 3_pin_Molex_header | 3 | 4.7k | Resistor | | | | | AR Path="/607F01E7" Ref="R?" Part="1" AR Path="/607ED812/6091D1B4" Ref="S2" Part="1" AR Path="/60A9C088" Ref="R?" Part="1" AR Path="/607ED812/60A9C081" Ref="R13" Part="1" AR Path="/607ED812/60802B98" Ref="R111" Part="1" AR Path="/60970E37" Ref="S?" Part="1" AR Path="/60A9C081" Ref="R?" Part="1" AR Path="/60A9C0A9" Ref="R?" Part="1" AR Path="/607ED812/60C38343" Ref="R22" Part="1" From 3d279dd88cba890e1ff05b6fd01cb5480b1f325e Mon Sep 17 00:00:00 2001 Subject: [PATCH 09/18] Apply jlcpcb's design rules, small fixes for those main synth_tools/PSU/PSU.md 5 lines 1e09530d97 Delete.

New Pull Request

Labels Milestones