synth_tools

Back

Panel v2.kicad_pcb Normal file View File Panels/FireballSpell_Large_bw.png.svg Normal file View File 3D Printing/Pot_Knobs/knob.scad Executable file View File 3D Printing/Pot_Knobs/18-spline-pot-knob-no-indicator-line.stl Executable file View File 3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/MAGIC MOUTH.png' Delete '3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/Panels/UNSEEN SERVANT.png' Upload files to '3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/POLYMORPH.png' Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin/PRISMATIC SPHERE.png From 943ef1409b7317dabcc4b76bf70a2fada90d2c4f Mon Sep 17 00:00:00 2001 Subject: [PATCH] Button color, image location Hardware/Panel/precadsr_panel.png | Bin 56316 -> 69096 bytes } elseif (strpos($alt_text, $title_text) !== false){ } elseif (strpos($alt_text, $title_text) !== False) { "spice_external_command": "spice \"%I\"", Inkscape export via OpenSCAD DXF Export Fix R25/R1 connection - One potentiometer for internal clock rate. Switches: Momentary-normal-off pushbutton to manually reset. More repo cleanup, adopt github .gitignore file # Temporary files *.000 *.bak *.bck *.zip *.DS_Store *~ .gitignore-extra *.dsn *.kicad_pcb-bak *.kicad_sch-bak *-backups *.kicad_prl *.sch-bak *~ _autosave-* *.tmp *-save.pro *-save.kicad_pcb fp-info-cache Fireball/Fireball VCO saw wave core.circuitjs.txt 90 lines From 978eb1d01f159b84c8992f501a13cc201d7f141a Mon Sep 17 00:00:00 2001 Subject: [PATCH] learns about gitignore and git rm --cache 713014315986726ad96f361cfbc8e67551a6a879 power word stun initial commit by { "board": { More tweaks after pro review "multiple_net_names": "warning", "net_not_bus_member": "warning", "no_connect_connected": "warning", "no_connect_dangling": "warning", "pin_not_connected": "error", "pin_not_driven": "error", "pin_to_pin": "warning", "power_pin_not_driven": "error", "similar_labels": "warning", More tweaks after pro review Apply jlcpcb's design rules, small fixes for those couple more minor clearance tweaks 99b8f1493d More layout updates Delete 'Panels/futura light bt.ttf' Delete 'Panels/futura medium condensed bt.ttf and /dev/null differ main synth_tools/Schematics/SynthMages.pretty/PinSocket_1x02_P2.54mm_Vertical.kicad_mod 42 lines synth_tools/PCB Notes.txt 17 lines Notes from debugging Clock POT is too small for a single 0.75 mm² wire, basic insulation, conductor diameter 1.7mm, outer diameter 2.1mm, size source Multi-Contact FLEXI-xV 2.0 (https://ec.staubli.com/AcroFiles/Catalogues/TM_Cab-Main-11014119_(en)_hi.pdf), bend radius 3 times outer diameter, generated with kicad-footprint-generator JST PH series connector, S24B-PHDSS (http://www.jst-mfg.com/product/pdf/eng/ePHD.pdf), generated with kicad-footprint-generator Molex LY.

New Pull Request

Labels Milestones