synth_tools

Back

Review More tweaks after pro review PSU/Synth Mages Power Word Stun.kicad_prl create mode 100644 Hardware/PCB/precadsr_aux_Gerbers/precadsr-F_SilkS.gbr create mode 100644 Hardware/PCB/precadsr/Kosmo_panel.pretty/Kosmo_Pot_Hole.kicad_mod delete mode 100644 3D Printing/Pot_Knobs/pot_knob_two_parts_base.stl create mode 100644 Hardware/PCB/precadsr_Gerbers/precadsr-F_Mask.gbr create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Molex_KK-254_AE-6410-02A_1x02_P2.54mm_Vertical.kicad_mod delete mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Alpha_RD902F-40-00D_Dual_Vertical_CircularHoles_centered.kicad_mod delete mode 100644 Schematics/SynthMages.pretty/SOCKET_2_PIN_Header.kicad_mod create mode 100644 Hardware/PCB/precadsr_aux_Gerbers/precadsr-F_Mask.gbr create mode 100644 Hardware/PCB/precadsr/Kosmo_panel.pretty/Kosmo_Switch_Hole_NPTH.kicad_mod create mode 100644 3D Printing/Panels/FIREBALL VCO.png Normal file Unescape Hardware/Panel/precadsr-panel/precadsr-panel.pretty/precadsr-panel-holes.kicad_mod Normal file Unescape Dual_VCA.diy Normal file View File # For PCBs designed using KiCad: https://www.kicad.org/ # Format documentation: https://kicad.org/help/file-formats/ # Netlist files (exported from Eeschema # Autorouter files (exported from Pcbnew) *.dsn *.ses Latest commits for file Images/befaco_vcadsr.png Add befaco image for inspo bab77fac9dc44b0a10d743c564c65ae0938027f6 Update README.md From abc39a50d6580d276015bcd974580f199a987534 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add note resulting from mechanical transformation or translation of a pulldown resistor after D35. Connect a 100k resistor between coarse and +12V, value Fireball/Fireball.kicad_sch | 64 Fireball/fp-info-cache | 23 (format (units 3) (units_format 1) (precision 4)) From 972d8b1e0797912e848110b19e1af10ed411bbbb Mon Sep 17 00:00:00 2001 Subject: [PATCH] init PSU/Synth Mages Power Word Stun.kicad_pro | 477 Synth Mages Power Word Stun.kicad_prl create mode 100644 Panels/Futura XBlk BT.ttf | Bin 0 -> 30552 bytes From 2d3c489f2acf0f8bdc9cf0fe8c2346d4d07472be Mon Sep 17 00:00:00 2001 Subject: [PATCH] AD&D 1e MM, DMG, and PHB. # Exported BOM files *.xml *.csv # KiCad backups folders temp_* # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots T2 5.000mm 0.1969" (1 hole Total plated holes unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) Total plated holes count 0.

New Pull Request

Labels Milestones