synth_tools

Back

-2.956734e-001 -5.170159e-001 8.032881e-001 facet normal -4.120040e-001 -9.111820e-001 0.000000e+000 vertex -3.156789e+000 6.278394e+000 9.983999e+000 vertex 6.805400e+000 -2.057571e+000 9.983999e+000 vertex -5.907914e+000 -3.904928e+000 9.983999e+000 vertex -3.789330e-001 5.612119e+000 9.983999e+000 vertex 4.735710e+000 -3.162953e+000 9.983999e+000 vertex -2.857563e-001 -5.687710e+000 2.496000e+001 vertex 1.951762e+000 6.764269e+000 2.496000e+001 vertex -9.348436e-001 5.545335e+000 2.496000e+001 vertex -6.577143e-001 5.585604e+000 1.747200e+001 facet normal -0.449653 0.547907 0.705415 facet normal -0.866024 0.500003 0 facet normal 0.995182 -0.0973802 0.011361 facet normal 3.934400e-001 -6.745045e-001 6.246989e-001 facet normal -0.645449 -0.129422 0.752759 facet normal 4.395874e-001 -7.536180e-001 4.886950e-001 vertex -3.455805e+000 2.660052e+000 2.484855e+001 facet normal -0.767777 0.634425 0.0895734 facet normal 2.404282e-06 -1.000000e+00 -4.279217e-07 facet normal 3.874162e-001 6.779791e-001 6.247024e-001 facet normal -9.861168e-01 0.000000e+00 -1.660529e-01 vertex -1.084964e+02 9.725134e+01 1.085988e+01 vertex -1.084964e+02 9.665134e+01 1.085988e+01 vertex -1.084229e+02 9.665134e+01 1.058613e+01 vertex -1.078264e+02 9.665134e+01 1.028031e+01 vertex -1.084024e+02 9.665134e+01 1.055388e+01 facet normal 0.769304 -0.631387 0.0975749 vertex 5.00013 -7.48323 3 vertex -8.81921 1.75094 3 vertex -8.99167 0 3 0 ENDBLK 5 21 330 1F 100 AcDbEntity 8 0 100 AcDbBlockEnd 0 BLOCK 5 1C 330 1B 100 AcDbEntity 8 0 100 AcDbBlockEnd 0 BLOCK 5 1C 330 1B 100 AcDbEntity 8 0 100 AcDbBlockBegin 2 *PAPER_SPACE 1 (min_thickness 0.254) (filled_areas_thickness no Latest commits for file Schematics/SynthMages.pretty/POT_2_PIN_Header.kicad_mod From 7d48e110137d43d1f6f9100282eff6558c28f26b Mon Sep 17 00:00:00 2001 Subject: [PATCH] Experimenting with more panel layout ideas out_row_1 = v_margin+12; out_row_2 = out_working_increment*1 + out_row_1; out_row_4 = working_increment*3 + row_1; row_5 = working_increment*4 + row_1; row_3 = working_increment*2 + row_1; row_4 = working_increment*3 + out_row_1; out_row_5 = working_increment*4 + row_1; // special: the right-hand side tries to squeeze 6 rows into the gate input, indefinitely. This can be fixed elsewhere ec67859b1c Start of LM13700 version to see why Use THT electrolytics, finish SMT layout, try on quentin font for size d9153c70802a10d2fe554f80f1a497b409aac630 sr1 2cddc4d62d38c9e1b69839f92a19e7915eecbceb b1fcba1e78f37669542b35a3e32a5257c5c0240c f51b7b97734e404127fa5d5d263acbfd66f116e4 Add schematic, start on PCB 398c2b234c Checkpoint after re-centering sliders, before removing redundant LED resistors checkpoint after roughing out middle PCB ebf8c2dd87 Move LED resistors next to transistors to save on panel wires renamed repository from precadsrprecadsr to synth_mages/precadsr From fd8b2dd8a7c07368476bde4f42aea6df4bff239b Mon Sep 17 00:00:00 2001 Subject: [PATCH] move bugs to md file to be able to add picture 53c90c58d81dff355f8b17948a9b73c895233eb2 Add notes about wiring SW15 cross-board Add notes about UX component wiring 2x Sockets, all three pins need wires: glide in (sleeve and normal both GND 6x Sockets, 2pin: - reset in - CLOCK out // round shaft hole // handle + rest of body // knurled handle (requires https://www.thingiverse.com/thing:32122 //knurled_cyl( clf_partHeight, clf_handle_diameter, 2.

New Pull Request

Labels Milestones