3
1
Back

Sync input. CV in controls the clock 3c7abf2196 Go to file From 1e09530d973ad09b2f481221728128715527464a Mon Sep 17 00:00:00 2001 Subject: [PATCH] Added hard sync to schematic, laid out PCB with exploratory 8hp layout Bring in diylc and openscad design.

New Pull Request