Labels Milestones
Back= Analog; IdModule = Socket_Arduino_Nano:Socket_Strip_Arduino_1x15; EndCmp BeginCmp TimeStamp = /551D9414; Reference = P4; ValeurCmp = CONN_1; IdModule = Socket_Arduino_Nano:1pin_Nano; EndCmp BeginCmp TimeStamp = /551D9432; Reference = P2; ValeurCmp = CONN_1; IdModule = Socket_Arduino_Nano:Socket_Strip_Arduino_1x15; EndCmp BeginCmp TimeStamp = /551D9414; Reference = P2; ValeurCmp = CONN_1; IdModule = Socket_Arduino_Nano:1pin_Nano; EndCmp BeginCmp TimeStamp = /551D9432; Reference = P1; ValeurCmp = Digital; IdModule = Socket_Arduino_Nano:Socket_Strip_Arduino_1x15; EndCmp BeginCmp TimeStamp = /551D9380; Reference = P5; ValeurCmp = Digital; IdModule = Socket_Arduino_Nano:1pin_Nano; EndCmp Hardware/PCB/precadsr/precadsr.kicad_pcb Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/LED_D5.0mm.kicad_mod Normal file View File 3D Printing/Pot_Knobs/18-spline-pot-knob-indicator-line.stl Executable file View File 3D Printing/Cases/Eurorack 2-Row/eurorack.scad Executable file View File Hardware/PCB/precadsr/precadsr.net Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/Power_Header.kicad_mod Normal file View File 3D Printing/Cases/Eurorack Modular Case/20210926_092011.jpg Executable file View File 3D Printing/Cases/Eurorack Modular Case/EuroRack_Case_End_Female.stl Executable file View File Hardware/Panel/precadsr_panel.svg Normal file View File Synth_Manuals/LABOR_MANUAL.pdf Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/Jack_6.35mm_PJ_629HAN.kicad_mod Normal file Unescape Hardware/PCB/precadsr/fp-lib-table Normal file View File 3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/FIREBALL VCO.png' 811ef45c76 schematic start, and some example modules a840574ffb AD&D 1e MM, DMG, and PHB. # Exported BOM files All-in-one module with lots of analog drum voices; based heavily on Moritz Klein's schematic, with features added from Skull and Circuit's VCA v1.3. 3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin' # precadsr.sch BOM Optional capacitor socket # Temporary files *.lck # KiCad backups folders *-backups # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes) (with 4 slots T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes.
- Vertex 6.0675 -5.62982 19.9688 vertex.
- 0.286342 0.11861 0.950758 vertex 3.23535 0.378418 18.9636 facet.