synth_tools

Back

-0.95 (end -2 0.95 (end 2 0.95 (end -0.9 -0.7 (end 0.9 -0.7 (end 0.9 -0.7 (end 0.9 0.7 (end -0.3 0 (end 4 0 (end 4 0 (end -0.261252 0.735 (end 0.261252 0.735 (end 0 2.413 (end 0 4.953 (end 0 4.953 (end 0 -0.127 (end 0 -0.127 (end 0 -3.5 (end 0.261252 0.735 (end 0 -10.287 (end 0 10.033 (end 1.27 1.27 (end -1.27 0.635 (end -1.27 0.635 (end -1.27 0.635 (end -1.27 0.635 (end -1.27 -6.35 (end 1.27 -13.97 (end 2.286 1.016 (end -2.286 -1.016 (offset 0.254) hide (end -3.81 -2.54 (end -2.54 -5.08 (offset 1.016) hide (end 1.016 2.54 (end -1.016 -2.54 (offset 0) hide (length 0) hide (length 0) hide From d48d677c9103ec90137a6830434841a576342e9a Mon Sep 17 00:00:00 2001 Subject: [PATCH] revised README.md to rev 2 beta by adding +5V, and both trigger/gate and CV routing Synth Mages Power Word Stun Panel.kicad_prl | 2 ; DRILL file {KiCad 5.1.10-88a1d61d58~90~ubuntu20.04.1} date Sat Aug 7 13:39:59 2021 ; DRILL file {KiCad 5.1.10-88a1d61d58~90~ubuntu20.04.1} date Thu Aug 12 15:59:21 2021 ac58a9eaed checkpoint after roughing out middle PCB Binary files /dev/null and b/sr1_full.png differ aac0a4a5b4 Notes from MK's PCB livestream # Format documentation: http://kicad-pcb.org/help/file-formats/ # KiCad backups folders temp_* # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: T5 15.200mm 0.5984" (1 hole) T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes) T5 15.200mm 0.5984" (1 hole) Total plated holes Total unplated holes count 0 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-CmtUser.gbr Normal file Unescape Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: unplated through holes: merged pull request 'Fix rail clearance = ~11.675mm, top and bottom boards. Final work on PCB 398c2b234c Checkpoint after converting most things to SMD.

New Pull Request

Labels Milestones