Labels Milestones
BackPhotos ## Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf * [How to use](Docs/use.md 96f746fa2d Final tweaks, version submitted to JLCPCB on 20240124 3d279dd88c Finish schematic, add PDF' (#2) from schematic by Eeschema 5.1.9-73d0e3b20d~88~ubuntu20.04.1 Generated from schematic by Eeschema 5.1.10-88a1d61d58~88~ubuntu20.04.1 Generated from schematic by Eeschema 5.1.9-73d0e3b20d~88~ubuntu20.04.1 Generated from schematic by Eeschema 5.1.10-88a1d61d58~88~ubuntu20.04.1 Generated from schematic into main 3d279dd88c Finish schematic, add PDF Finish schematic, add PDF | J6 | 1 Hardware/PCB/precadsr/sym-lib-table | 2 | 1N5817 | Schottky diode | | | | Q1, Q2, Q3, Q4, Q5 R1, R2, R23, R24 | 4 .../PCB/precadsr_Gerbers/precadsr-F_Cu.gbr | 4 | 100k | Resistor | | | | C3 | 1 | AudioJack2_SwitchT | Audio Jack, 2 Poles (Mono / TS), Switched T Pole (Normalling)
- Subsystem tracks the ratsnest and compactifies.
- DF12E3.0-30DP-0.5V, 30 Pins (http://www.molex.com/pdm_docs/sd/5024301410_sd.pdf), generated with.