3
1
Back

B1fcba1e78f37669542b35a3e32a5257c5c0240c Mon Sep 17 00:00:00 2001 Subject: [PATCH] Am totally not using git correctly Am totally not using git correctly Latest commits for file Images/precadsr-panel.png master PSU/Synth Mages Power Word Stun Panel.kicad_pro create mode 100644 Hardware/PCB/precadsr/Kosmo_panel.pretty/fastestenv_Pot_Hole.kicad_mod create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/TO-92_Inline_Wide.kicad_mod delete mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/SolderWirePad_1x01_Drill0.8mm.kicad_mod create mode 100644 Schematics/OttosIrresistableDance/OttosIrresistableDance.kicad_pcb create mode 100644 SR 1.pdf More SR1 notation Samurai PSU/Synth Mages Power Word Stun.kicad_pro create mode 100644 Schematics/Enlarge/Enlarge.kicad_pro main precadsr/LICENSE 122 lines main synth_tools/Panels/Futura Heavy BT.ttf → Panels/Futura Heavy BT.ttf From 0c682bad950fdd2cbbdce033cf243faec76364d8 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Update readme Schematics/SEQ_MANUAL_v2.pdf | Bin 0 -> 2510902 bytes create mode 100644 Hardware/Panel/precadsr_panel.png create mode 100644 Panels/FireballSpellVertVerySmall.png create mode 100644 Images/loop.png Latest commits for file Panels/dual_vca.scad T5 15.200mm 0.5984" (1 hole Total plated holes count 16 Not plated through holes: ============================================================= From a22bca6d29ddc0a54597dab4d11ad9ab7e48e3c6 Mon Sep 17 00:00:00 2001 Images/capsocket.png .

New Pull Request