3
1
Back

File 74231bd333 Port in fixes from v1.1 Checkpoint after tweaking footprints some more, starting over at 14hp PCB initial layout, no traces "min_copper_edge_clearance": 0.0, PCB initial layout, no traces "solder_mask_clearance": 0.0, PCB initial layout.

New Pull Request