synth_tools

Back

330 1B 100 AcDbEntity 8 0 100 AcDbBlockBegin 2 *PAPER_SPACE 1 (min_thickness 0.254) (filled_areas_thickness no From 32ded0979b3a28a6950eb6a371cc2ef88606b4ff Mon Sep 17 00:00:00 2001 Subject: [PATCH] Start of LM13700 version to see why e49f4ab127dc081ee1c77dd21e80d128628a1152 2bd01a1ff2d30ca3cff647bbf3b80645437cc07c start 77735c00cc3285131373f5cfc61b82eab5963d12 e49f4ab127dc081ee1c77dd21e80d128628a1152 77735c00cc3285131373f5cfc61b82eab5963d12 77735c00cc3285131373f5cfc61b82eab5963d12 Update README.md Update README.md * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf) * [BOM](Docs/precadsr_bom.md) * [Build notes](Docs/build.md) How to use 7.5mm holes, not 6mm - alpha pots - 9.8mm, +2mm - rotary - 11.5mm, +3.5mm -- biggest by far, maybe 12.6mm? Alpha pots: barely enough to attach knob 01bb4964a6 Add CV in that pauses the clock rate? Possible in the panel // h = z height, how far the wall is coming out of the glide capacitor (C13) is connected to trigger, gate jack is normalized\nto +12 V, and sustain voltage is taken from \npot pin 1 x 1 mm, 734-140 , 10 Pins per row (https://www.hirose.com/product/en/products/DF13/DF13C-10P-1.25V%2851%29/), generated with kicad-footprint-generator Samtec HLE .100" Tiger Beam Cost-effective Single Beam Socket Strip, HLE-127-02-xxx-DV-LC, 27 Pins per row (http://www.te.com/commerce/DocumentDelivery/DDEController?Action=srchrtrv&DocNm=82181_SOFTSHELL_HIGH_DENSITY&DocType=CS&DocLang=EN), generated with kicad-footprint-generator Molex Mini-Fit Sr. Power Connectors, old mpn/engineering number: 1-770182-x, 3 Pins per row, Mounting: (http://www.molex.com/pdm_docs/sd/039281043_sd.pdf), generated with kicad-footprint-generator ipc_gullwing_generator.py LQFP, 128 Pin (http://www.microsemi.com/index.php?option=com_docman&task=doc_download&gid=131095), generated with kicad-footprint-generator ipc_noLead_generator.py mlf 8 2x2 mm 16-Lead Quad Flat, No Lead Package (MC) - 2x3x0.9 mm Body [UQFN]; (see Microchip Packaging Specification 00000049BS.pdf 20-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8x0.9 mm Body [VSON] http://www.ti.com/lit/ds/symlink/csd87334q3d.pdf VSON, 10 Pin (http://www.ti.com/lit/ml/mpds579b/mpds579b.pdf), generated with kicad-footprint-generator ipc_noLead_generator.py WLCSP-35, 2.168x2.998mm, 35 Ball, 7x5 Layout, 0.4mm Pitch, https://www.st.com/resource/en/datasheet/stm32g431c6.pdf ST WLCSP-49, off-center ball grid, ST die ID 494, 3.3x3.38mm, 49 Ball, 7x7 Layout, 0.8mm Pitch, https://www.micron.com/-/media/client/global/documents/products/data-sheet/dram/ddr3/4gb_ddr3l.pdf#page=28 FBGA-96, 14.0x9.0mm, 96 Ball, 9x16 Layout, 0.8mm Pitch, https://www.micron.com/-/media/client/global/documents/products/data-sheet/dram/ddr3/4gb_ddr3l.pdf#page=24 FBGA-78, 10.5x8.0mm, 78 Ball, 9x13 Layout, 0.8mm Pitch, https://www.ti.com/lit/ml/mpbg777/mpbg777.pdf BGA 289 0.8 ZAV S-PBGA-N289 Texas Instruments, DSBGA, area grid, NSMD pad definition Appendix A BGA 484 1 FB484 FBG484 FBV484 Artix-7, Kintex-7 and Zynq-7000 BGA, 22x22 grid, 19x19mm package, 0.8mm pitch; https://www.xilinx.com/support/documentation/user_guides/ug475_7Series_Pkg_Pinout.pdf#page=268, NSMD pad definition (http://www.ti.com/lit/ds/symlink/txs0104e.pdf, http://www.ti.com/lit/an/snva009ag/snva009ag.pdf Texas Instruments, DSBGA, 1.36x1.86mm, 10 bump 3x4 (area) array, NSMD pad definition (http://www.ti.com/lit/ds/symlink/opa330.pdf, http://www.ti.com/lit/an/snva009ag/snva009ag.pdf Texas Instruments DSBGA BGA YZP R-XBGA-N8 Texas Instruments, DSBGA, area grid, YBG pad definition, 0.704x1.054mm, 6 Ball, 2x3 Layout, 0.4mm Pitch, https://www.st.com/resource/en/datasheet/stm32g031y8.pdf ST WLCSP-20, ST die ID 482, 4.2x3.95mm, 90 Ball, X-staggered.

New Pull Request

Labels Milestones