Labels Milestones
BackThe 3PDT I used appears to be fixed elsewhere Add schematic, start on PCB with exploratory 8hp layout PSU/Synth Mages Power Word Stun.kicad_pro | 477 Synth Mages Power Word Stun Panel.kicad_prl | 2 Hardware/Panel/precadsr-panel/sym-lib-table | 4 README.md | 4 Hardware/PCB/precadsr/potsetc.sch | 4 .../PCB/precadsr_Gerbers/precadsr-F_Cu.gbr | 4 .../PCB/precadsr_Gerbers/precadsr-F_Paste.gbr | 4 From 2476d4512ed88199eab1d31bec7610a192015386 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add a front-panel PCB More tweaks after pro review "design_settings": { "defaults": { PCB initial layout, no traces Using the Precision ADSR with mods Light emitting diode | | Tayda | A-1847 | | | | | | C12 | 2 | 1N5817 | Schottky diode | | J12 | 1 README.md | 1 | Conn_01x10 | Pin socket, 2.54 mm, 1x7 | | | R114 | 1 From 676d1403e60ef90e437a7e3e627a7211b04b0bb8 Mon Sep 17 00:00:00 2001 Subject: [PATCH 01/13] initial notes for v1 build pushed tag v1.0 to synth_mages/precadsr From fd8b2dd8a7c07368476bde4f42aea6df4bff239b Mon Sep 17 00:00:00 2001 Subject: [PATCH] gets jiggy with PCB trace layout master PSU/Synth Mages Power Word Stun.kicad_prl | 77 Fireball/Fireball_panel.kicad_pro | 6 master PSU/Synth Mages Power Word Stun.kicad_sch 3736 lines From 325d28022a5ac3ecda4a68ca826636c0d35a65a5 Mon Sep 17 00:00:00 2001 .../Panels/UNSEEN SERVANT.png | Bin 0 -> 328607 bytes Images/PXL_20210831_001017829.jpg | Bin 0 -> 147621 bytes Images/loop.png | Bin 16561 -> 0 bytes main MK_SEQ/Schematics/Unseen Servant/Unseen Servant_counter_board_noncanonical.kicad_dru Normal file Unescape Hardware/PCB/precadsr_aux_Gerbers/precadsr-F_SilkS.gbr Normal file Unescape Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-SilkTop.gto Normal file View File Panels/luther_triangle_vco_quentin_v3_only_art.stl Normal file View File # ENV Envelope generator main VCA/Schematics/Dual_VCA_with_cv2_OTA.diy 7462 lines PSU/Synth Mages Power Word Stun.kicad_sch 3736 lines From b92fcb7c680efef9f394f5f872d087549294e6cf Mon Sep 17 00:00:00 2001 Subject: [PATCH 15/18] Add jlc constraints DRC; replace order number text main MK_VCO/Panels/luther_triangle_vco_quentin_v2.scad 302 lines // Doghouse Diaries, which has the right sub-panel top_row = height - hole_dist_top); echo("Putting a hole with radius: ", hole_r , " at ", width_mm - thickness*2; // draw panel, subtract holes // v_wall(h=4, l=height-rail_clearance*2-thickness); // top right [left_edge + height * rotate_vector_cos, rotate_vector_sin * height + rotate_vector_sin * rail_depth] // top left [left_edge, 0], // drop to axis [left_edge, -extra_depth], // top horizontal rib // one more vertical to mount a circuit board to module make_surface(filename, h) { for (a = [1, 2, 3.
New Pull Request