synth_tools

Back

3-pin: - Glide attenuator (B10k) (join two left pins from below) - Clock rate goes down when resistance goes up, opposite to expectation. Glide fix glide fix a5c5ff12ce18fecaaf346f973863d12bf361ac82 re-re-remove the mysterious extra trace 5040873587dbb57684343269abab88d35cf7124b Update Schematics/schematic_bugs_v1.md Latest commits for branch bugfix/triangle_smoothness Add note resulting from real TL0x4s Compare 6 commits » c971d0bd8b Merge pull request 'More schematics' (#3) from schematic into main ... Put title box in PDF export Merge pull request 'Put title box in PDF export Merge pull request synth_mages/MK_VCO#1 cfb5bfb128 Finish schematic, add PDF' (#2) from schematic into main pull from: bugfix/v1.1 merge into: synth_mages:main Schematics/Unseen Servant/Unseen Servant.kicad_prl Normal file Unescape Hardware/Panel/precadsr_panel_al/precadsr_panel_al-cache.lib Normal file Unescape Mon 19 Apr 2021 12:09:41 PM EDT Thu 22 Apr 2021 10:45:56 AM EDT Sat 28 Aug 2021 07:18:14 PM EDT PSU/Synth Mages Power Word Stun Panel.kicad_prl | 77 Fireball/Fireball_panel.kicad_pro | 504 Fireball/fp-info-cache | 51 ...D_DO-41_SOD81_P7.62mm_Horizontal.kicad_mod | 51 create mode 100644 Fireball/Fireball.kicad_pcb create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/D_DO-41_SOD81_P7.62mm_Horizontal.kicad_mod create mode 100644 Images/PXL_20210831_002553634.jpg Latest commits for file Schematics/Rampage_V1_4_Sch.pdf Latest commits for file Schematics/resistor_keyboard.diy 16055f0ae5 Delete 'Panels/futura medium condensed bt.ttf' Delete 'Panels/Futura XBlk BT.ttf' 's take on FIREBALL VCO using AD&D 1e spell names in Filmoscope Quentin/Panels/COLOR SPRAY.png and /dev/null differ main MK_VCO/Fireball/Fireball VCO saw wave core.circuitjs.txt 90 lines From a3d4f2b82eccdd8d29ef9e5db4743697c1bc34dd Mon Sep 17 00:00:00 2001 Subject: [PATCH] Finished PCB, passes all passable DRCs Footprint selection, some PCB layout choices 4d8e233e93 Add CV (and knob) controlled glide to schematic 16c50fa0a8 Add pulldown resistors for reset debounce cap; formatting checkpoint before trying to implement chaining 1aa48a179a Add splits and labels to get 1:1 between schematic and PCB, no warnings schematic start, and some example modules schematic start, and some example modules schematic start, and some example modules main 5a4e89eea6 Add position for resistor between coarse and fine pitch, FM level, pulse wave width, and PWM level. Unseen Servant - Could add a switch module label(string, size=4.

New Pull Request

Labels Milestones