3
1
Back

Raster, 2.999x3.185mm package, pitch 0.5mm; see section 7.5 of http://www.st.com/resource/en/datasheet/DM00257211.pdf WLCSP-64, 8x8 raster, 3.347x3.585mm package, pitch 0.5mm; see section 7.2 of http://www.st.com/resource/en/datasheet/stm32f429ng.pdf WLCSP-143, 11x13 raster, 4.539x5.849mm package, pitch 0.4mm; see section 6.3 of http://www.st.com/resource/en/datasheet/stm32f746zg.pdf TFBGA-265, 17x17 raster, 14x14mm package, pitch 0.4mm; see section 7.5 of http://www.st.com/resource/en/datasheet/stm32l476me.pdf WLCSP-81, 9x9 raster, 3.639x3.971mm package, pitch 0.35mm; see section 7.1 of http://www.st.com/resource/en/datasheet/stm32f051t8.pdf WLCSP-36, 6x6 raster, 2.605x2.703mm package, pitch 0.4mm; see section 6.1 of http://www.st.com/resource/en/datasheet/stm32f103ze.pdf Lattice caBGA-381 footprint for ECP5 FPGAs, based on a regular polygon. ≥30 means "round, using current quality setting". /* [Engraved Indicator (optional)] */ // Whether to create a dial, protruding from the panel. This can be painted. CapType = 1; top_margin = (board_height - hole_vdist) / 2 + hole_diameter + hole_margin*2; cutout_width = board_width - (side_margin * 2); hole_horiz = (board_width - hole_hdist.

New Pull Request