Labels Milestones
BackOpen with VS Code Open with VS Code Open with VS Code Open with VS Code Open with VS Code Open with VS Code Open with Intellij IDEA f33ea6a168 Add scad for v3.2 3afa35e4b1 PCB initial layout, no traces "min_copper_edge_clearance": 0.0, PCB initial layout, no traces }, Add ground fills, fix some clearance issues, add PCB slot, more options for From 26b0f019558d72bf4224105820000ab74fd3a1b8 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Update Schematics/schematic_bugs_v1.md Clock POT is too small; need more than the Dailywell SPDT. | R31 | 1 | Conn_01x02 | SIP socket, 2.54 mm, 1x4 Pin header, 2.54 mm, 1x4 | | U3 | 1 | | | | | | 1 | 10nF | Ceramic capacitor | | | | | | | | | J3, J4, J5 | 3 pin Molex header | | R21, R22, R23 | 3 | 10uF | Polarized capacitor | | | | | | | J6 | 1 | B20k | Potentiometer | | | | | J3, J4, J5 | 3 pin Molex header 2.54 mm spacing"/>
New Pull Request