synth_tools

Back

0.55377 facet normal -0.683048 0.365098 0.632574 facet normal -0.331544 0.422843 0.843375 facet normal -4.053181e-001 -7.118651e-001 5.735549e-001 vertex -5.251219e-003 5.818095e+000 2.482134e+001 facet normal -0.865129 -0.462433 0.194183 facet normal -0.665695 0.586529 0.46134 facet normal 0.416182 0.778621 0.469619 vertex -3.40084 8.21035 5.07603 facet normal -2.340998e-01 0.000000e+00 9.722126e-01 vertex -1.057894e+02 9.665134e+01 8.925305e+00 vertex -1.057894e+02 9.725134e+01 8.925305e+00 vertex -1.057894e+02 9.715134e+01 8.925305e+00 vertex -1.057894e+02 9.715134e+01 8.925305e+00 vertex -1.056213e+02 9.695134e+01 8.965788e+00 facet normal 2.848627e-15 -5.571352e-15 1.000000e+00 facet normal -0.904824 0.425785 0 vertex 7.48323 -5.00013 0 vertex 0.4 3.005 16.275 vertex -0.4 3.34544 14.112 facet normal -6.538864e-01 5.951017e-04 7.565925e-01 vertex -1.083054e+02 9.695134e+01 1.126478e+01 facet normal 0.995186 -0.0973393 0.0113559 vertex -1.07374 -5.71699 21.335 facet normal 9.916064e-01 1.292874e-01 -1.188534e-03 vertex -1.044875e+02 9.777043e+01 1.705744e+01 facet normal -0.681165 0.72537 0.0992586 vertex -6.37424 -7.70513 0 facet normal -0.880482 0.468837 -0.0703026 vertex 7.87145 -3.78899 12.4715 facet normal 4.851191e-001 8.489587e-001 2.095915e-001 facet normal -2.880153e-004 -5.040268e-004 -9.999998e-001 ## Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf) * [BOM](Docs/precadsr_bom.md) * [Build notes](Docs/build.md) How to use Latest commits for file Samba_Reggae_1.html Add html test version Samurai Latest commits for branch corrected_silkscreen updated README.md README.md | 1 | 4.7 uF | Unpolarized capacitor | | | C1, C11, C12 | 2 Hardware/Panel/precadsr-panel/sym-lib-table | 2 Examples/EG_MANUAL.pdf | Bin 0 -> 11675 bytes .../Panels/FIREBALL VCO.png | Bin 11930 -> 0 bytes From eb8580ef62e5093762f6f99c41c22539aaadf737 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Replaced accidentally dropped Fine tuning hole. Main synth_tools/Schematics/SynthMages.pretty/P160_pot_hole_nonpcb.kicad_mod 24 lines Binary files /dev/null and b/Panels/title_test_18.stl differ Binary files /dev/null and b/caixa_sr2.png differ From a3935f450bd1ef1834b2de14643fc2be5f29e67e Mon Sep 17 00:00:00 2001 Subject: [PATCH] STLs, 10hp version, others schematics STLs, 10hp version, others schematics From 7f9b624c8e1f1f65b5263dc5de76990cc9e84778 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Current draw From b886abe4036c263df71a7c0b70fd44b77a53e633 Mon Sep 17 00:00:00 2001 Subject: [PATCH] traces added but maybe won't keep main synth_tools/Schematics/SynthMages.pretty/Perfboard_4x12.kicad_mod 86 lines From 1aa48a179aa2fb0f2688991cbdf145da4cfe15db Mon Sep 17 00:00:00 2001 .../Panels/MAGIC MOUTH.png | Bin 0 -> 193665 bytes Images/precadsr-panel.png | Bin 0 -> 9479 bytes main MK_SEQ/Schematics/schematic_bugs_v1.md 48 lines main VCA/Schematics/Dual_VCA.diy 8460 lines From b92fcb7c680efef9f394f5f872d087549294e6cf Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add kicad schematic, some diylc noodling Initial stab at a 10-step panel layout Initial stab at a 10-step panel layout } Experimenting with more panel layout ideas working_height = height - v_margin - title_font_size*2; saw_out = [third_col, fifth_row, 0]; square_out = [width_mm-h_margin, row_1, 0]; fm_in = [h_margin+working_width/8, row_2, 0]; pwm_in = [width_mm - h_margin - working_width/8, row_4, 0]; left_rib_x = 0; right_rib_x = width_mm - thickness; // draw panel, subtract holes union() { difference() { cube([hp*panelHp,panelOuterHeight,panelThickness]); if(!ignoreMountHoles) .

New Pull Request

Labels Milestones