3
1
Back

\#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: merged pull request 'new_footprints' (#5) from new_footprints into main ... Put title box in PDF export' (#4) from schematic by Eeschema 5.1.9-73d0e3b20d~88~ubuntu20.04.1 Generated from schematic into main Reviewed-on: https://gitea.circuitlocution.com/synth_mages/MK_VCO/pulls/3 More schematics Schematics/Luthers_Perfboard.pdf | Bin 0 -> 71984 bytes 3D Printing/Panels/FIREBALL VCO.png differ Binary files /dev/null and b/Images/IMG_6753.JPG differ Binary files /dev/null and b/Panels/FireballSpellVertSmall.png differ Binary files /dev/null and b/Panels/title_test.stl differ Latest commits for file Schematics/SynthMages.pretty/Perfboard_2x12.kicad_mod Latest commits for file Schematics/Rampage_V1_4_Sch.pdf Latest commits for file Images/PXL_20210831_002553634.jpg.

New Pull Request