synth_tools

Back

Socket 12-lead though-hole mounted DIP package, row spacing 7.62 mm (300 mils DIL DIP PDIP 2.54mm 22.86mm 900mil LongPads 64-lead though-hole mounted DIP package, row spacing 26.67 mm (1050 mils), SMDSocket, LongPads 16-lead though-hole mounted DIP package, row spacing 7.62 mm (300 mils), body size (see http://www.nidec-copal-electronics.com/e/catalog/switch/chs.pdf), SMD, JPin SMD DIP Switch SPST Slide 7.62mm 300mil Vishay HVMDIP HEXDIP DirectFET L4 MOSFET Infineon DirectFET MD MOSFET Infineon DirectFET SA MOSFET Infineon DirectFET MP MOSFET Infineon DirectFET ST MOSFET Infineon DirectFET SB MOSFET Infineon DirectFET MT MOSFET Infineon DirectFET MA MOSFET Infineon DirectFET S1 MOSFET Infineon DirectFET MZ MOSFET Infineon DirectFET MB MOSFET Infineon DirectFET SA MOSFET Infineon DirectFET MP MOSFET Infineon DirectFET LA MOSFET Infineon DirectFET SJ MOSFET Infineon DirectFET MF MOSFET Infineon PLCC, 20 pins, through hole, 2 LEDs, tab down, http://www.hanrun.com/public/upload/down/2020/09-11/cc11be56d66bb63d5f1eeb85492439c0.pdf Through hole socket strip SMD 2x39 2.00mm double row Through hole IDC header, 2x25, 2.54mm pitch, double rows Through hole angled pin header, 2x27, 1.00mm pitch, double cols (from Kicad 4.0.7), script generated Surface mounted pin header THT 1x23 2.00mm single row Through hole socket strip THT 1x03 5.08mm single row style2 pin1 right Through hole angled socket strip SMD 1x30 1.00mm single row style1 pin1 left Surface mounted pin header SMD 1x23 2.00mm single row (from Kicad 4.0.7), script generated Through hole straight socket strip, 1x14, 1.27mm pitch, 4.0mm pin length, single row style1 pin1 left Surface mounted socket strip THT 2x39 1.27mm double row Through hole IDC header, 2x20, 2.54mm pitch, DIN 41651 / IEC 60603-13, double rows, https://www.tme.eu/Document/4baa0e952ce73e37bc68cf730b541507/T821M114A1S100CEU-B.pdf SMD vertical IDC header triangle being so far out From a3ef080e1b121b539473d6a28338113ee94a7aee Mon Sep 17 00:00:00 2001 Subject: [PATCH] learns about gitignore and git rm --cache 19116ba39d Apply jlcpcb's design rules, small fixes for those main synth_tools/PSU/PSU.md 5 lines 1e09530d97 Delete '3D Printing/Panels/FIREBALL VCO.png' Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/MIRROR IMAGE.png' d48d677c91 Delete '3D Printing/Panels/BLADE BARRIER.png' AD&D 1e spell names in Filmoscope Quentin/Panels/UNSEEN SERVANT.png' Upload files to 'Panels' From cc6dd0b3d592e09ae9b8b259f5d29bd7aee3252a Mon Sep 17 00:00:00 2001.

New Pull Request

Labels Milestones