3
1
Back

Expects CLOCK to pass 1/2 of V+ (i.e. 6v) but many external clock sources cycle between 0v and 5v max // gate out (j4/j10 // clock out (j5/j12) // glide in (j16/j17 // cv range (sw12 // 1 hp from side to center of hole, with a capacitor / resistor pair, see Fireball's hard sync to schematic, laid out PCB with exploratory.

New Pull Request