Labels Milestones
BackPlates 5cacbfea2e523d618ea3bcbc0bca9c37eb36f10d Update README.md Update README.md Update README.md From abc39a50d6580d276015bcd974580f199a987534 Mon Sep 17 00:00:00 2001 Subject: [PATCH] revised README.md to rev 2 beta by adding +5V, and both trigger/gate and CV routing Latest commits for file Schematics/SynthMages.pretty/Switch.lib Latest commits for file Docs/precadsr_layout_front.pdf Panels/dual_vca.scad Normal file Unescape Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes count 16 ============================================================= Total unplated holes count 16 Not plated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes) T5 15.200mm 0.5984" (1 hole Total plated holes Total unplated holes count 0 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-CmtUser.gbr.
- Normal 0.956891 0.290201 -0.0119544 facet.
- Vertex -1.925954e+000 -5.351777e+000 9.983999e+000 vertex.
- 2.80984 0.516674 19.1916 vertex 3.04733 -0.982774 19.1916.
- 0.634321 0.772977 -0.011946 facet.