Labels Milestones
BackTemps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) Total plated holes Total unplated holes count 16 Latest commits for file Schematics/shaek_try_1.diy Add kicad schematic, some diylc noodling 4d47ea2710 Initial stab at a 10-step sequencer (up to 10 nF | Unpolarized capacitor | | | | | | | | | | Tayda | A-1624 or A-2969 | | Tayda | A-4349 | | | Q1, Q2, Q3 | 3 pin Molex connector 2.54 mm spacing | Tayda | A-1135 | | | J2 | 1 | Conn_01x04 | Pin header 2.54 mm spacing"/>