Labels Milestones
BackFile Panels/FireballSpell_Large.webp Executable file View File Thu 22 Apr 2021 12:09:41 PM EDT Generated from schematic by Eeschema 5.1.10-88a1d61d58~90~ubuntu20.04.1 **Component Count:** 74 Latest commits for file Schematics/SynthMages.pretty/POT_2_PIN_Header.kicad_mod From 7d48e110137d43d1f6f9100282eff6558c28f26b Mon Sep 17 00:00:00 2001 Subject: [PATCH] A couple more GND-stitch vias eb8580ef62 Undo converting GND to GND_JMP and fix everything that broke From 969311f00cbb6d6ece9a25b5fb1d4e2884e468c0 Mon Sep 17 00:00:00 2001 Subject: [PATCH] PCB initial layout, no traces "copper_text_size_h": 1.5, "copper_text_size_v": 1.5, "copper_text_thickness": 0.3, PCB initial layout, no traces "silk_line_width": 0.15, "silk_text_italic": false, "silk_text_size_h": 1.0, "silk_text_size_v": 1.0, PCB initial layout, no traces Fireball/Fireball.kicad_prl | 2 | 4.7k | Resistor | | | | | | J1 | 1 | Synth_power_2x5 | 2x5 pin shrouded header 2.54 mm spacing
- Usual pattern MS1: .
- 6.36215 13.3567 vertex 1 7.26455 7.25222 vertex.
- 0.30771 0.808199 vertex 2.80984 0.516674 19.1916.