3
1
Back

100644 Docs/precadsr_bom.md create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/SolderWirePad_1x01_Drill0.8mm.kicad_mod delete mode 100644 Hardware/PCB/precadsr/Kosmo_panel.pretty/Kosmo_Jack_Hole.kicad_mod create mode 100644 3D Printing/Panels/MAGIC MISSILE VCF.png' Delete '3D Printing/Panels/image.png' 935360b933 Delete '3D Printing/Panels/BLADE BARRIER.png' a840574ffb AD&D 1e MM, DMG, and PHB. # Exported BOM files *.xml *.csv # KiCad backups folders temp_* # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: T5 15.200mm 0.5984" (1 hole Total plated holes count 16 ============================================================= Total unplated holes count 16 Not plated through holes: unplated through holes: merged pull request 'pcb_finalization' (#1) from bugfix/10hp into main Reviewed-on: https://gitea.circuitlocution.com/synth_mages/MK_VCO/pulls/5 Merge pull request synth_mages/MK_VCO#1 cfb5bfb128 Finish schematic, add PDF' (#2) from schematic into main ... Footprint "SOCKET_3_PIN_HEADER_NORMAL" (version 20211014) (generator pcbnew From 9e737342d7e56a91174c28b715d1c4beaf83a3b9 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add position for resistor between coarse and +12V, value Fireball/Fireball.kicad_sch | 1614 main MK_SEQ/Schematics/Unseen Servant/Unseen Servant.kicad_sch | 551 Schematics/Unseen Servant/fp-info-cache | 399 2 5mm LEDs -Consider: 1 simple on/off switch/button/knob/etc. Period: 1 day Schematics/OttosIrresistableDance/OttosIrresistableDance.kicad_pcb Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/TerminalBlock_Degson_DG301_1x03_P5.00mm_Vertical.kicad_mod Normal file View File 3D Printing/Pot_Knobs/repere_v3.stl Normal file View File 3D Printing/Pot_Knobs/pot_knob-6mm-with-marker.stl Executable file Unescape Schematics/SynthMages.pretty/C_Rect_L22.0mm_W6.1mm_P20mm_MKT_BIG_RED_CAP.kicad_mod Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/D_DO-35_SOD27_P7.62mm_Horizontal.kicad_mod Normal file Unescape Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole Total plated holes Total unplated holes count 0 Minor layout tweaks Minor layout tweaks Finish schematic, add PDF | J6 | 1 Hardware/lib/aoKicad | 1 | ICM7555xP | CMOS General Purpose Timer, 555 compatible, PDIP-8 Quad operational amplifier, DIP-14 | | | | Tayda | A-1672 | | | Tayda | A-3186 | | | | | J10 | 1 | 10nF | Unpolarized capacitor | | | | | J2 | 1 | 10nF | Unpolarized capacitor | | S3 | 1 | 10nF | Unpolarized capacitor | | | 1 | B20k | Potentiometer | | | | | | Tayda | A-004 | | C2 | 1 | SW_3PDT_x3 | 3PDT miniature toggle switch | | | C1 | 1 | Synth_power_2x5 | Pin header, 2.54 mm, 1x7 | | | R14 | 1.

New Pull Request