synth_tools

Back

X="4.9" y="2.1"/> Update luther's layout Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) Total plated holes count 16 Not plated through holes are merged with plated holes unplated through holes: merged pull request 'More schematics' (#3) from schematic into main 3d279dd88c Finish schematic, add PDF' (#2) from schematic by Eeschema 5.1.10-88a1d61d58~90~ubuntu20.04.1 **Component Count:** 76 Docs/precadsr_layout_back.pdf Normal file Unescape Hardware/Panel/precadsr_panel.png Normal file View File 3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/Panels/PRISMATIC SPHERE.png' 4049c4aafe61a54c756e746df9f3a582c255b776 Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin' Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/FIREBALL VCO.png' Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin' Latest commits for file PSU/psu.diy Add PSU PSU/PSU.md | 5 | 22k | Resistor | | | Tayda | A-1624 or A-2969 | | R4, R12, R13 | 3 | 1k | Resistor | | | | | | J7, J8, J9 | 1 | 1uF | Film capacitor | | | | | J12 | 1 Hardware/Panel/precadsr-panel/fp-lib-table | 4 812d609d12 More assembly notes 48c8a4e4f4 Delete '3D Printing/Panels/BLADE BARRIER.png' Latest commits for file Panels/luther_triangle_vco_quentin_v3_blank.stl.stl From c0609f318f74561633baf15cb208f5082883c231 Mon Sep 17 00:00:00 2001 Subject: [PATCH] More notes More notes move bugs to md file to be fixed elsewhere Binary files /dev/null and b/3D Printing/Rails/18hp_outie.stl differ Binary files /dev/null and b/Schematics/MK_Schematic.png differ Binary files /dev/null and b/Panels/futura medium bt.ttf Latest commits for file Synth_Manuals/minimoog_operation_manual_1.pdf // Width of module (HP) width = 38; // [1:1:84] /* [Holes] */ v_margin = hole_dist_top*2; output_column = width_mm - right_rib_thickness; Schematics/Dual_VCA.diy Normal file Unescape Hardware/PCB/precadsr_aux_Gerbers/precadsr-F_Paste.gbr Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/PinHeader_1x03_P2.54mm_Vertical.kicad_mod Normal file Unescape Schematics/Unseen Servant/Unseen Servant_slider_board_noncanonical.kicad_pro Normal file View File From abdd18d8f0f754e290e642eee419b44f1d840471 Mon Sep 17 00:00:00 2001 Subject: [PATCH] submodule doc From 13c8bcac477b612d33e1b1cfe89a6f9adc0a8935 Mon Sep 17 00:00:00 2001 From 2c2abd88373d920f2947e97b48bd4d62ed1339f7 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Update Schematics/schematic_bugs_v1.md dcaec240831d28b722a7d7988287c76a1461e439 glide fix Notes from debugging.

New Pull Request

Labels Milestones