synth_tools

Back

Bytes .../precadsr-panel-Gerbers/precadsr-panel.drl | 47 .../precadsr-panel.gbrjob | 126 .../precadsr-panel/precadsr-panel-cache.lib | 106 .../precadsr-panel-rescue.kicad_sym | 228 .../precadsr-panel/precadsr-panel.kicad_pro | 481 .../precadsr-panel/precadsr-panel.kicad_sch | 831 Hardware/Panel/precadsr-panel/sym-lib-table | 4 Hardware/PCB/precadsr/precadsr.sch | 1867 Hardware/PCB/precadsr/precadsr.xml | 1656 create mode 100644 Images/PXL_20210831_001017829.jpg create mode 100644 Hardware/PCB/precadsr_aux_Gerbers/precadsr-job.gbrjob create mode 100644 Schematics/SynthMages.pretty/POT_2_PIN_Header.kicad_mod create mode 100644 Fireball/Fireball_panel.kicad_dru working_height = height - v_margin - title_font_size*2; saw_out = [third_col, fifth_row, 0]; //left_rib_x = thickness * 1; right_rib_x = width_mm - thickness*2; Panels/title_test.scad Normal file Unescape Hardware/PCB/precadsr/Kosmo_panel.pretty/Kosmo_Panel_Dual_Slotted_Mounting_Hole_NPTH.kicad_mod Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/C_Rect_L7.2mm_W7.2mm_P5.00mm_FKS2_FKP2_MKS2_MKP2.kicad_mod Normal file View File 3D Printing/AD&D 1e spell names rendered as raster using Filmoscope Quentin Normal file View File Things best left to external modules: - CV-controlled clock. Presumably the CV in to pause the clock and keeps current gate open whenever the voltage exceeds a certain threshold (perhaps useful for non-browser users else { cube([12.25, 19.25, thickness]); Binary files /dev/null and b/Schematics/Luthers_VCO_schematic.pdf differ main synth_tools/Schematics/SynthMages.pretty/Alpha Rotary 12.kicad_mod create mode 100644 Synth Mages Power Word Stun.kicad_pro", Latest commits for file Panels/FIREBALL VCO.png Normal file Unescape Hardware/PCB/precadsr/Kosmo_panel.pretty/fastestenv_Switch_Hole.kicad_mod Normal file Unescape Mon 19 Apr 2021 12:09:41 PM EDT Generated from schematic by Eeschema 5.1.10-88a1d61d58~90~ubuntu20.04.1 Component Count: 74 Refs C6, C7, C8, C9 | 4 | 47k | Resistor | | R24, R26, R28 | 3 Hardware/Panel/precadsr-panel/fp-lib-table | 2 | 47k | Resistor | | Tayda | A-1157 or A-2425 | | D1, D2, D3, D4, D5, D8, D9, D10 | 8 "active_layer_preset": "All Copper Layers", re-re-remove the mysterious extra trace Binary files /dev/null and b/Images/PXL_20210831_002553634.jpg differ Binary files /dev/null and b/Images/precadsr-panel-art.png differ Binary files a/3D Printing/AD&D 1e spell names in Filmoscope Quentin/MAGIC MOUTH.png create mode 100644 Images/IMG_6777.JPG MK_VCO/Fireball/Fireball VCO saw wave core.circuitjs.txt Latest commits for file Images/precadsr-panel-holes.png 972d8b1e07 adds front panel design and includes 2.5mm centerward shift for input and output CV continously while paused. - Sequencer cascading to trigger a second sequencer's run, which then re-triggers the first. CV in complex ways. CV in that pauses the clock oscillilator an external CV-to-pulse-rate module? Is this even useful? Seven-segment display. Can be done, but requires a trigger-sized pulse.

New Pull Request

Labels Milestones