3
1
Back

24ca7abc85681936397a2802c8155420fcaf679c Added schmancy pcb for v1 front panel to integer pseudo-origin, remove testing text, decrease title label font size to 9mm and align it precisely for repeatability b11a8d31874f2e074879a668b4f6eb5f32915bd6 Change transistor footprint to inline_wide, fix DRC ground plane Binary files /dev/null and b/Panels/futura medium bt.ttf // 13 SPDT switches (many used as indicator is not.

New Pull Request