3
1
Back

1.907807e-01 -2.084875e-03 -9.816305e-01 facet normal -0.695569 0.464483 -0.548123 facet normal -3.508287e-001 -6.139494e-001 7.070965e-001 facet normal -0.449666 -0.547916 0.705399 vertex 5.26058 -7.87301 3.54602 vertex -1.90135 -9.55875 3.26879 facet normal -8.884534e-01 4.589668e-01 0.000000e+00 vertex -9.578366e+01 9.188900e+01 2.655000e+01 facet normal -9.807819e-01 -1.951069e-01 -2.871706e-04 facet normal 0.630636 0.768498 0.108209 facet normal -4.391191e-002 7.528158e-002 9.961950e-001 vertex 1.794405e+000 -5.119514e+000 2.495526e+001 facet normal -0.370051 0.603866 0.705981 facet normal -0.0820711 -0.0818897 0.993256 vertex 5.17002 -5.22724 6.86195 facet normal 1.029044e-01 -6.892302e-03 9.946674e-01 facet normal 9.964629e-01 -8.403365e-02 -2.758694e-04 facet normal 7.41043e-05 0.11511 0.993353 vertex -6.2584 0 7.81508 vertex -6.25374 0 7.81454 vertex -6.27431 0.210331 7.81694 facet normal -0.990438 0.0975473 0.0975565 vertex -0.0606976 -8.99402 4.51215 facet normal -0.956945 0.288313 0.0336363 facet normal -0.129484 -0.780815 0.611197 facet normal -0.114014 0.061823 0.991554 facet normal 0.0624745 -0.0761286 0.995139 facet normal -0.115797 -4.56308e-05 0.993273 facet normal 0.0611117 0.0769646 -0.995159 vertex 5.35771 8.43833 0.0434047 vertex 5.35594 -8.43961 0.043395 facet normal -0.109671 -0.552039 -0.826575 vertex -0.566007 2.84551 18.8953 vertex -2.68637 1.0891 18.9321 facet normal -0.0458155 -0.920076 0.389052 vertex -7.25237 -0.938256 7.41914 facet normal 0.482255 -0.870372 0.0994135 facet normal -0.946355 0.307488 0.099312 facet normal 0.654317 -0.271031 0.705982 vertex 2.54828 0.943498 19.4867 facet normal 0.241725 0.796858 0.553703 vertex -3.43962 -9.09213 3.26879 facet normal 4.080706e-001 -6.992230e-001 5.869971e-001 facet normal -0.95681 -0.29047 -0.0119413 facet normal -2.304122e-004 -4.032215e-004 -9.999999e-001 Latest commits for file Schematics/SynthMages.pretty/Perfboard_1x12.kicad_mod # Temporary files *.000 *.bak *.bck *.kicad_pcb-bak *.kicad_sch-bak *-backups */fp-info-cache *.kicad_prl *.sch-bak *~ _autosave-* *.tmp *-save.pro *-save.kicad_pcb fp-info-cache *.lck # KiCad backups folders *-backups # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) (with 4 slots T2 5.000mm 0.1969" (1 hole Total plated holes unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) (with 4 slots T2 5.000mm 0.1969" (1 hole Total plated holes count 16 Not plated through holes: ============================================================= ec67859b1c2779470b99801ce69f8850b83fa3e1 Add radio shaek with cv2 version Add radio shaek with cv2 version 5a4e89eea6 Add position for resistor between coarse.

New Pull Request