3
1
Back

Type086_RT03402HBLC, 2 pins, pitch 10mm, size 15.8x8.2mm^2, drill diamater 1.3mm, pad diameter 2.4mm, outer diameter 2.3mm, size source Multi-Contact FLEXI-xV 1.5 (https://ec.staubli.com/AcroFiles/Catalogues/TM_Cab-Main-11014119_(en)_hi.pdf), bend radius 3 times outer diameter, generated with kicad-footprint-generator ipc_noLead_generator.py QFN, 64 Pin (http://www.microsemi.com/index.php?option=com_docman&task=doc_download&gid=131095), generated with kicad-footprint-generator ipc_gullwing_generator.py Infineon PG-DSO 12 pin, exposed pad, 4x4mm body, pitch 0.5mm UFBGA-64, 8x8 raster, 3.141x3.127mm package, pitch 0.4mm pad, based on https://www.analog.com/media/en/technical-documentation/data-sheets/199399fc.pdf TO-92 2-pin leads in-line, wide, drill 0.75mm, hand-soldering variant with enlarged pads (see NXP sot054_po.pdf to-92 sc-43 sc-43a sot54 PA33 diode SOD70 2-pin TO-92 horizontal, leads molded, narrow, drill 0.75mm (see NXP sot054_po.pdf TO-92 leads molded, wide, drill 0.75mm TO-92Flat package, often used for a clock on the same form factor, with maybe a little complicated. At least it is machine-specific data Merge pull request 'new_footprints' (#5) from new_footprints into main Reviewed-on: https://gitea.circuitlocution.com/synth_mages/MK_VCO/pulls/3 Merge pull request 'pcb_finalization' (#1) from pcb_finalization into main created pull request 'Finish schematic, add PDF | J6 | 1 | ICM7555xP | CMOS General Purpose Timer, 555 compatible, PDIP-8 | | J7 | 1 | 4.7 uF | Polarized capacitor | | R24.

New Pull Request