3
1
Back

Hardware/Panel/precadsr-panel/precadsr-panel.pro create mode 100644 Hardware/Panel/precadsr-panel/precadsr-panel.pretty/Bigger_Push_Switch_Hole.kicad_mod create mode 100644 Schematics/SynthMages.pretty/Perfboard_3x12.kicad_mod create mode 100644 3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/Panels/MIRROR IMAGE.png and /dev/null differ Binary files /dev/null and b/sr1_full.png differ aac0a4a5b4 Notes from debugging Notes from MK's PCB livestream # Format documentation: http://kicad-pcb.org/help/file-formats/ # Temporary files *.000 *.bak Initial version *.dsn *.ses */fp-info-cache c58f541d7e Upload files to '3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/POLYMORPH.png # precadsr.sch BOM Various tweaks From cd915e24c94d463c67b0b011c09a1ed6f99bb0bf Mon Sep 17 00:00:00 2001 From 5a420f07b2d4222c473ea8c0cf33ef6f8c915115 Mon Sep 17 00:00:00 2001 .../Panels/UNSEEN SERVANT.png | Bin 0 -> 107984 bytes Schematics/SynthMages.pretty/Switch.dcm | 351 .../Kassutronics_Slope_Build_Docs_2.0A-1.pdf | Bin 0 -> 579684 bytes .../Pot_Knobs/pot_knob_two_parts_base.stl | Bin 11692 -> 0 bytes Latest commits for file Panels/luther_triangle_vco_quentin_v3.scad From 14162964f93e8c9aadec1d2edfbf49ea0b8bcb52 Mon Sep 17 00:00:00 2001 Subject: [PATCH] checkpoint before getting really weird with WireIt dd8c61c34f A couple more minor clearance tweaks Subject: [PATCH 12/13] Update Schematics/schematic_bugs_v1.md dcaec240831d28b722a7d7988287c76a1461e439 more fixes PSU/Synth Mages Power Word Stun.kicad_pro Normal file View File 3D Printing/Pot_Knobs/VolumeKnob.stl Executable file View File 3D Printing/Pot_Knobs/Knob_Factory.scad Executable file View File 3D Printing/Panels/FIREBALL VCO.png | Bin 0 -> 121262 bytes Panels/FireballSpell_Large_bw.png | Bin 0 -> 75481 bytes Panels/luther_triangle_vco.scad | 274 create mode 100644 3D Printing/AD&D 1e spell names rendered as raster using Filmoscope Quentin typeface 900028d3cf Futura BT font files The body text, captions, sub-headers, etc. In AD&D 1e type faces Final revision; added custom DRC as project file c4e1c30b9b Add jlc constraints DRC; replace order number text Fireball/Fireball_panel.kicad_pcb | 3 | A1M | Potentiometer | | R15, R20, R22 | 3 | A1M | Potentiometer .

New Pull Request