3
1
Back

To minimize capacitance between traces vias connect through the power subsystem footprint "Perfboard_2x12" (version 20221018) (generator pcbnew default_label_font = "Futura Md BT:style=Medium.

New Pull Request