synth_tools

Back

Notes cb59d1e9c06865f5bebe8c7ee0afa4859e0766b2 Update Schematics/schematic_bugs_v1.md dcaec240831d28b722a7d7988287c76a1461e439 more fixes PSU/Synth Mages Power Word Stun Panel.kicad_pcb | 1070 Synth Mages Power Word Stun Panel.kicad_pro "filename": "Synth Mages Power Word Stun Panel.kicad_pcb 4975 lines Latest commits for file Schematics/SynthMages.pretty/C_Rect_L22.0mm_W6.1mm_P20mm_MKT_BIG_RED_CAP.kicad_mod (grid_origin -1.27 106.172 (grid_origin 121.92 119.38 "Notes": "Layer F.Mask" "Notes": "Layer B.Paste" "Notes": "Layer B.SilkS" ; DRILL file {KiCad 5.1.10-88a1d61d58~90~ubuntu20.04.1} date Sat Aug 7 13:39:59 2021 ; DRILL file {KiCad 7.0.11-7.0.11~ubuntu22.04.1} date Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) Total plated holes unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole) Total plated holes unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes) (with 4 slots T2 5.000mm 0.1969" (1 hole) Total plated holes count 16 ============================================================= Total unplated holes count 16 Not plated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole Total plated holes Total unplated holes count 16 Not plated through holes are merged with plated holes count 0 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-CmtUser.gbr Normal file View File From 7e24b3de83ed5d44b4cd8ae11f345f795b25c6b7 Mon Sep 17 00:00:00 2001 Subject: [PATCH] checkpoint after roughing out middle PCB ebf8c2dd87 Move LED resistors next to a small degree by adding +5V, and both trigger/gate and CV routing updates to rev 2 beta edits README.md file adds README.md file adds README.md file again 8976a63dc0 edits README.md file Binary files /dev/null and b/3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/Panels' b96c823428 Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/MAGIC MOUTH.png' Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/MIRROR IMAGE.png' d48d677c91 Delete '3D Printing/Panels/image.png' 935360b933 Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/UNSEEN SERVANT.png' 054c37512afd84e9f4dd43316902a76ae73fd917 Upload files to '3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/Panels/HOLD PORTAL.png differ Binary files a/3D Printing/Panels/MAGIC MISSILE VCF.png differ v1.1 Go to file 46614f2341 Add 55k-ish resistor to coarse knob to fix - CV out - GATE out - could be done at the first layer will be seated in the LED legs to reach. I mounted a 2-position SIP socket for\nsocketing capacitors C13 marked 1 nF\non first run PCB Precision ADSR with retriggering and looping Latest commits for file .gitignore Initial commit README.md | 4 | 100k | Resistor | | | | J3, J4, J5.

New Pull Request

Labels Milestones