3
1
Back

Testing before powering up: Clock In Normal - 1k to U2-8 (AND NOT short to U2-10 Clock Rate - variable resist +6k between U2-8 and U2-9 - Reset Socket to U3-3 = capacitor measurement roughly 15nF (has a resistor footprint between +12V and Reset In - ~27K to U3-8? No, transistors maybe activate? Outs: Clock Out - 1K to TP5 Latest commits for file Images/PXL_20210831_000949090.jpg 2cb8e5eaf6 Go to file f45c980890 Align panel to integer pseudo-origin, remove testing text, decrease title label font size to 9mm and align it precisely for repeatability Change transistor footprint to inline_wide, fix DRC ground Fireball/Fireball.kicad_pro | 4 .../PCB/precadsr_aux_Gerbers/precadsr-PTH.drl | 99 .../precadsr_aux_Gerbers/precadsr-job.gbrjob | 128 .../PCB/precadsr_Gerbers/precadsr-NPTH.drl | 17 .../Kosmo_LED_Hole.kicad_mod | 17 .../Kosmo_Switch_Hole.kicad_mod | 17 .../Kosmo_Jack_Hole_NPTH.kicad_mod | 17 .../Kosmo_Panel_Mounting_Hole_NPTH.kicad_mod.

New Pull Request