synth_tools

Back

B96c823428337e1169ae4a0f1d50e46562744447 Mon Sep 17 00:00:00 2001 .../Panels/UNSEEN SERVANT.png | Bin 0 -> 2506984 bytes Panels/title_test.scad | 27 Panels/title_test.stl | Bin 0 -> 38024 bytes From 06850ab67823ca6e309908fccf0dcf41bca709a5 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Dead Philosophers synth_tools/Schematics/SynthMages.pretty/Pushbutton Switch (PBS105).kicad_mod synth_tools/Schematics/SynthMages.pretty/Micro SPDT (3 pin).kicad_mod footprint "Micro SPDT (3 pin).kicad_mod Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Alps_RK163_Single_Horizontal.kicad_mod Normal file View File MK_VCO_RADIO_SHAEK_W_PARTS.diy Executable file View File Images/precadsr-panel.png Normal file View File b404e3f9c5 Update luther's layout Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole) T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes) T5 15.200mm 0.5984" (1 hole) Total plated holes unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes T5 15.200mm 0.5984" (1 hole) Total plated holes Total unplated holes count 16 Not plated through holes are merged with plated holes count 16 ============================================================= Total unplated holes count 16 Not plated through holes are merged with plated holes unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes T4 10.000mm 0.3937" (4 holes) T5 15.200mm 0.5984" (1 hole) Total plated holes Total unplated holes count 16 Not plated through holes: ============================================================= From a22bca6d29ddc0a54597dab4d11ad9ab7e48e3c6 Mon Sep 17 00:00:00 2001 Subject: [PATCH] rm project libraries Hardware/PCB/precadsr/fp-lib-table | 1 | 3_pin_Molex_header | 3 | 100R | Resistor | | | Q1, Q2, Q3, Q4, Q5 R1, R2, R23, R24 | 4 .../precadsr_Gerbers/precadsr-Edge_Cuts.gbr | 34 .../PCB/precadsr_Gerbers/precadsr-F_Mask.gbr | 4 | | | | C2, C5, C6, C8, C9, C11, C12; space accordingly C3 and C4 could use fewer caps that way 7022ad9ddb couple.

New Pull Request

Labels Milestones